How to debug non-texted shorts using Calibre RVE
In addition to the texted shorts that are caught as part of the extraction process, there are non-texted shorts generated during the comparison process. Non-texted shorts are actual connectivity issues that have been analyzed and found to be a short by the comparison process. Once all of the texted shorts have been corrected, users can begin debugging these comparison errors, which can sometimes be tricky to correct. In this video we will learn how to use Calibre RVE to quickly debug non-texted shorts. Overview: To help fix non-texted shorts, users can use Calibre RVE to see a visual representation of the layout and source netlists used in the LVS run, and debug LVS discrepancies by comparing the source and layout schematics side-by-side. These schematics are especially valuable to designers when schematics are not otherwise available for debug (e.g., Verilog).
Tools Used in the Video: Calibre DESIGNrev, Calibre LVS and Calibre RVE.
This talk proposes a method of scoring IP from cell to block level for DFM quality which provides a basis for building high DFM quality into your SoC and gaining maximum yield potential.…View On-demand Web Seminar
This online demo shows how IC designers can easily verify their designs throughout the entire IC design process, using Calibre LVS and the integrated design debug environment. We look at some typical LVS...…View On-demand Web Seminar
Calibre LFD: Capturing Process Variations to Improve Design Robustness.…View Product Demo
Other Related Resources
Training Course: This course will teach you to effectively use Calibre nmDRC and Calibre nmLVS software in your layout verification flow and will empower you to analyze DRC and LVS results successfully in coordination with...…View Training course
Success Story: Eldo and Pyxis ensure coverage of expected spread and achievement of parametric yield targets: Superior design rule checking; Using Calibre’s foundry gold standard design rules removes uncertainty...…View Success Story
White Paper: Traditional high frequency analysis (HFA) of integrated circuit designs is based on an empirical approach, which is slow and cumbersome. It is costly to develop the initial model for an IC process, and...…View White Paper