OVM: The Open Verification Methodology
This session covers the use and benefits of the Open Verification Methodology (OVM). The OVM brings together verification knowledge, experience and expertise to provide an approach to building verification IP and testbenches powerful enough to meet the most demanding requirements, yet easy to adopt. This session illustrates all aspects of the OVM, including the following: planning for verification, testbench architecture, transaction-level modeling in verification, sequential stimulus and coverage, and block-to-system-level reuse.
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...…View On-demand Web Seminar
Other Related Resources
Success Story: Developing an ARM-based reference design, STMicroelectronics engineers linked a testbench running on a simulator with a design executed on an emulator, taking advantage of the best of both verification...…View Success Story
Training Course: This course will teach basic TBX fundamentals and help user get started with the TBX application SW details of transaction base methodology, XRTL coding guidelines, testbench mapping overview flow, options...…View Training course