Solutions Expo Keynote:
Technology Overview
Abstract
Performance is key to achieving verification productivity. Yet, traditional brute force approaches to improving performance will only provide incremental benefits, which will not keep up with Moore's Law. Achieving 100x to 1000x improvements in verification performance requires thinking outside the box. This keynote provides a historical survey of ways other industries have faced their performance issues, drawing on examples ranging from Henry Ford to the Intel 8088 microprocessor. Then, based on these observations from other industries, a prescription is offered to address today's verification performance issues. Presenter bio: Functional Verification Division Harry Foster is a principal engineer for the Mentor Graphics Design Verification division. He currently serves as chair of the IEEE 1850 Property Specification Language (PSL) working group. He is the inventor of OVL, the co-author of multiple books and award winning papers on functional verification, and the holder of multiple verification patents.
Duration: 39:14
Opens in New Window/External URL
Tags
Related Resources
Multimedia
Advanced UVM Debugging
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar
The 2012 Wilson Research Group Functional Verification Study
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...…View On-demand Web Seminar
Accelerating Coverage Closure with Intelligent Testbench Automation
Mentor Graphics has a proven methodology to accelerate functional coverage closure, freeing up resources to achieve more verification. Questa Ultra’s Intelligent Testbench Automation solution generates...…View On-demand Web Seminar
Other Related Resources
Using Questa inFact with OVM Sequences
White Paper: This article examines how inFact’s coverage driven stimulus generation solution can be deployed in an OVM sequence environment and compares simulation performance between sequences developed using...…View White Paper
Evolving the Coverage-Driven Verification Flow
White Paper: Over the past decade, coverage-driven verification has emerged as a means to deal with increasing design complexity and ever more constrained schedules. Among the benefits of the new methodology -- a dramatically...…View White Paper
Harvesting Real Productivity from Simulation Farms
White Paper: This paper examines a graph-based technique for describing and spatially distributing a verification task efficiently across multiple machines in a simulation farm. Design examples are used to explore typical...…View White Paper