Why is OVM and Hardware Acceleration Such a Viable Solution
On-demand Web Seminar
This webinar will explain a simple solution to address the challenge of employing hardware acceleration in conjunction with transaction-based testbenches.
A real example, together with the benchmark data showing the performance advantages, will be discussed. OVM promotes the use of untimed transaction-based testbenches for simulation and such an approach can be complimentary with hardware acceleration for both high performance and effective creation of system testbenches.
What You Will Learn
- The advantages of an OVM transaction-based testbench
- The advantages of hardware acceleration for verification
- How to combine these two techniques effectively
About the Presenter
Jim Kenney has 30 years of simulation experience including hardware emulation and HW/SW co-simulation. He’s worked as a developer, applications engineer, and is currently the Marketing Director for Mentor’s Emulation Division. He holds a BSEE from Clemson University.
Who Should View
- Verification Manager
- Verification Engineers
- ASIC/SoC Design Managers
Advanced UVM Debugging
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…
The 2012 Wilson Research Group Functional Verification Study
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...…
Other Related Resources
SystemVerilog Object Oriented Programming
Training Course: The SystemVerilog for Verification: Object Oriented Programming course is designed to introduce verification engineers to class based programming in SystemVerilog. Topics covered include dynamic processes,...…
SystemVerilog Randomization and Functional Coverage
Training Course: The SystemVerilog for Verification: Randomization and Functional Coverage course is designed to introduce verification engineers to constrained randomization and functional coverage in SystemVerilog. ...…