Questa CDC - Verifying CDC Reconvergence with Silicon-Accurate Models Webinar
Requires Flash Player.
This webinar focuses on the how to ensure that simulations of such designs can nevertheless be accurate predictors of silicon behavior. We show through a set of detailed examples how non-determinism caused by metastability in clock domain crossings can lead to functional problems.
Duration: 26:52
Tags: Debug, Questa® CDC Verification
View On-demand Web Seminar (Opens in New Window/External URL)
Details
Overview
Multi-clock designs are subject to metastability causing mismatches between simulation and the silicon reality. This webinar focuses on how to ensure that simulations of such designs can nevertheless be accurate predictors of silicon behavior.
We show through a set of detailed examples how non-determinism caused by metastability in clock domain crossings can lead to functional problems. We discuss the pros and cons of some current approaches to model metastability, and explain how the comprehensive Questa CDC solution helps you find and eliminate these problems during the RTL simulation of your ASIC and FPGA designs.
What You Will Learn
- How metastability can lead to functional issues in silicon
- Why metastability cannot be verified by traditional simulation methods
- The differences between current metastability modeling techniques
- How Questa CDC can help to eliminate functional issues caused by metastability
About the Presenter
Kurt Takara
Mr. Takara has over 20 years of experience in engineering design and verification, technical marketing and engineering services. He is a Technical Marketing Engineer at Mentor Graphics Corporation and specializes in assertion-based verification methods and applications, including formal and clock-domain crossing (CDC) verification. Takara has held engineering, marketing, consulting services and project management roles in electronics and EDA companies such as Synopsys, Ikos Systems, Raytheon and Magnavox. He holds a BSEE from Purdue University and an MBA from Santa Clara University.
Who Should View
- Design Verification Engineers and Managers
Related Resources
Multimedia
Questa CDC Verification Demo
This is a demo of Mentor's CDC verification solution. During the demonstration we will show you why Mentor is a leader in CDC verification and how our solution will help you find bugs missed by all other...…View Product Demo
Industrial-Strength Clock Domain Crossing Verification
More than 90% of today’s designs contain multiple clocks, and all such designs can potentially fail if communication between clock domains is not correctly synchronized. This webinar presents Questa...…View On-demand Web Seminar
Effective SoC Verification: The Hardware and Software Challenge
How do you achieve full-chip verification while meeting your project schedule and quality metrics? Your team’s goal is to verify a SoC consisting of an embedded CPU(s), bus fabric, and multiple specialized...…View Technology Overview
Other Related Resources
Understanding electronic IP: common issues and how to find them
White Paper: Using IP blocks in designs requiring DO-254 compliance is becoming more popular as a way to reduce costs and schedules. However, the use of IP comes with its own problems and pitfalls. A good methodology...…View White Paper
Understanding DO-254 and Solutions to Facilitate Compliance
White Paper: RTCA/DO-254 (also known as DO-254 in the US or ED-80 in Europe) provides guidelines to facilitate requirements-based design of airborne electronic hardware. Now mandated by the US Federal Aviation Association...…View White Paper
Enabling Model-Based Design for DO-254 Compliance with MathWorks and Mentor Graphics Tools
White Paper: DO-254 compliance is becoming increasingly common on commercial and military aviation projects. Companies often struggle with the requirements and costs of DO-254 compliance. Engineers can use Model-Based...…View White Paper