Sign In
Forgot Password?
Sign In | | Create Account

The 2012 Wilson Research Group Functional Verification Study



Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster highlights the key findings from the 2012 Wilson Research Group Functional Verification Study, and provides his interpretation and analysis behind today's emerging trends.

What You Will Learn

  • Latest industry trends in design
  • Latest industry trends in verification
  • An analytical interpretation of the study results

About the Presenter

Presenter Image Harry Foster

Harry Foster is Chief Scientist for the Mentor Graphics Design Verification Technology Division. He holds multiple patents in verification and has co-authored seven books on verification. Harry was the 2006 recipient of the Accellera Technical Excellence Award for his contributions in developing industry standards, and was the original creator of the Accellera Open Verification Library (OVL) standard.

Who Should View

  • Verification Engineers and Managers

Related Resources


Verification Strategy for Mixed-Signal SoCs

This Technical discussion will look into various tools available for Analog design verification, help understand underlying techniques and how they fit into SoC verification and how to take advantage of...…View On-demand Web Seminar

Injecting Automation into Verification – Improved Throughput

Improving productivity has many forms, simulation performance, debug effectiveness, even writing test scenarios. We will highlight high value techniques for improving throughput.…View On-demand Web Seminar

Injecting Automation into Verification - Assertions

What we will show in this webinar is how we can leverage Assertions, including the pre-defined, pre-tested OVL libraries, to automate the verification process further. What we will also show is the way...…View On-demand Web Seminar

Other Related Resources

Event-Driven (RN) Modeling for AMS Circuits

White Paper: Learn why modeling AMS components using RN modeling techniques in order to significantly increase the simulation speed requires having all of the design written in digital and using RN modeling techniques.…View White Paper


Training Course: This course will help you acquire the skills needed to write VHDL-AMS code, either modifying existing models, or developing new models  to be used with Questa ADMS mixed-signal simulator.…View Training course

VHDL-AMS (3 Day)

Training Course: In this class the designer will learn the basics of the VHDL-AMS (IEEE 1076.1) hardware descriptor language and its efficient use for model creation, validation, and design reuse. The class is intended...…View Training course

Online Chat