Using Code Coverage with ModelSim

Details

Overview

With today's complex SoCs, the time spent on verification now consumes 70 percent of the total development time. A more efficient and effective verification methodology is crucial for improving first pass silicon success. Gathering and measuring coverage statistics are a critical part of this methodology. Coverage metrics are needed to assess the extent and quality of verification functionality, interface behaviors and corner cases for RTL structures. These metrics allow you to focus on actionable portions of the design. This session will discuss how to perform an easy measurement techniques with ModelSim that gets you well on your way toward 100% Coverage.

 

What You Will Learn

  • Coverage Options
  • How to Analyze Coverage Data
  • How to Save and Merge Coverage Data

About the Presenter

Presenter Image Walter Gude

Walter has 19 years experience in ASIC/FPGA design and holds a MS in Electrical Engineering from Washington University in St. Louis. He worked for 6 years doing ASIC design at Tellabs Operations. From there, he went to work for Mentor Consulting where he consulted on various projects including time spent in Munich Germany and Helsinki Finland. For the last 5 years Walter has worked as an Application Engineer supporting Mentor's line of Functional Verification Projects.

Who Should View

  • Design and Verification engineers

Related Resources

Multimedia

ModelSim Simulation of Waveforms and Debug Demo for Beginners

This training provides an overview of Mentor Graphic's ModelSim® software. You will learn the basics about simulation and how to simulate with projects. You will learn how to work with multiple libraries...…View Product Demo

Using ModelSim to Improve Simulation Runtime and Debug Productivity

This comprehensive technical webinar will show you how to improve time-to-market for complex SoC designs through reduced simulation runtime and process debugs, thanks to Mentor Graphics ModelSim’s...…View On-demand Web Seminar

Simulating the Gate-Level Netlist with Timing

Gate-level simulation verifies the output of the synthesis and place & route tools and incorporates timing to bring the model closer to real implementation. It ensures that a device will perform precisely...…View Technology Overview

Other Related Resources

Understanding DO-254 and Solutions to Facilitate Compliance

White Paper: RTCA/DO-254 (also known as DO-254 in the US or ED-80 in Europe) provides guidelines to facilitate requirements-based design of airborne electronic hardware. Now mandated by the US Federal Aviation Association...…View White Paper

Enabling Model-Based Design for DO-254 Compliance with MathWorks and Mentor Graphics Tools

White Paper: DO-254 compliance is becoming increasingly common on commercial and military aviation projects. Companies often struggle with the requirements and costs of DO-254 compliance. Engineers can use Model-Based...…View White Paper

ModelSim DE Evaluation Software

Software Evaluation: Introducing ModelSim DE. Debug productivity and observability in a ModelSim package.…View Software Evaluation