Sign In
Forgot Password?
Sign In | | Create Account

UVM1.2 is Coming, So Be Prepared

Details

Overview

You may have heard there’s a new version of UVM that’s about to be released. This webinar will teach you everything you need to know about the future of UVM. We’ll briefly cover the new features included in UVM1.2 and assess their impact on a typical verification environment, including performance and backward-compatibility concerns. We’ll then review some UVM Coding Guidelines from the UVM Cookbook that will minimize the impact of these changes and close with a discussion of the UVM standardization process moving forward, including the future of UVM as an IEEE standards.

What You Will Learn

  • New features in UVM1.2
  • Changes from UVM1.1d to UVM1.2
  • Guidelines for a smooth transition
  • Questa UVM support: Tool vs. Library support for debug
  • UVM standardization (approximate) schedule and process

About the Presenter

Presenter Image Tom Fitzpatrick

Verification Technologist

Tom Fitzpatrick is currently a Verification Technologist at Mentor Graphics Corp. where he brings over two decades of design and verification experience to bear on developing advanced verification methodologies, particularly using SystemVerilog, and educating users on how to adopt them. He has been actively involved in the standardization of SystemVerilog, starting with his days as a member of the Superlog language design team at Co-Design Automation through its standardization via Accellera and then the IEEE, where he has served as chair of the 1364 Verilog Working Group, as well as a Technical Champion on the SystemVerilog P1800 Working Group. At Mentor Graphics, Tom was one of the original designers of the Advanced Verification Methodology (AVM), and later the Open Verification Methodology (OVM), and is the editor of Verification Horizons, a quarterly newsletter with approximately 40,000 subscribers. He is a charter member and key contributor to the Accellera Verification IP Technical Subcomittee. He has published multiple articles and technical papers about SystemVerilog, verification methodologies, assertion-based verification, functional coverage, formal verification and other functional verification topics.

Who Should View

  • Verification engineers and managers
 
Online Chat