Off-line Debug of Multi-Core SoCs with Veloce Emulation
On-demand Web Seminar
Today’s multi-core system-on-chip (SoC) designs are increasingly dependent on firmware and device drivers, that force users to closely integrate software development and validation with silicon design and verification. One obstacle to system level integration, is the difficulty in debugging early-stage embedded software interaction with multi-core design hardware. This presentation and demonstration will introduce a solution to reduce debug time and effort required to ensure that SoC firmware and device drivers interact seamlessly with design hardware. Veloce Codelink is an innovative off-line debugging solution with instant replay, that can double the effectiveness of Veloce Solo, Quattro, Grande, Maximus, and even Veloce2 emulation systems.
Who Should View
- Design Verification Engineers and Managers
What You Will Learn
- How to debug emulation runs off-line, freeing up emulators for running more regressions
- How to use "instant replay" of long emulation runs, for joystick debugging
- How to maintain multi-core synchronization of HW and SW emulation views
- How to reduce time spent debugging emulation failures from days to minutes
Advanced UVM Debugging
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…
The 2012 Wilson Research Group Functional Verification Study
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...…
Other Related Resources
Optimizing Emulator Utilization
White Paper: Russ Klein describes how Codelink, a Mentor Graphics trace-based debug tool, gives software developers a traditional software debug view from a unique processor trace, enabling them to increase emulator...…
Dot Hill Systems Corp.
Success Story: How Dot Hill designed an verified a new 30-million-gate RAID accelerator using advanced OVM-based verification.…
To Retain or Not to Retain: How Do I Verify the State Elements of My Low Power Design?
White Paper: With power becoming a critical design constraint in the design environment, designers are utilizing advanced techniques to minimize power consumption in their designs. As a result, the RTL design is being...…