Verification Strategy for Mixed-Signal SoCs
On-demand Web Seminar
This Technical discussion will look into various tools available for Analog design verification, help understand underlying techniques and how they fit into SoC verification and how to take advantage of those tools. It will cover the various verification options available when putting mixed-signal blocks together in a SOC and the benefits and weakness of each.
This webinar will look into various tools available for Analog design verification, help understand underlying techniques and how they fit into SoC verification and how to take advantage of those tools. It will cover the various verification options available when putting mixed-signal blocks together in a SOC and the benefits and weakness of each.
The designers have multiple choices of tools and methodologies to use for Mixed-Signal design verification.
Setting up the verification environment in early phase of design and choosing the right tools helps in efficient verification of design. The ever increasing design size and complexity of SoCs makes the choices non-trivial.
What You Will Learn
- The tradeoffs necessary to achieve adequate coverage in reasonable time in mixed-signal SoC verification
- The features and functions of a mixed-signal environment that are necessary for a flexible verification strategy
About the Presenter
Atul Pandey is a European Product Specialist for Analog and Mixed Signal solutions. He is supporting customers on Mentor's AMS products and solutions. He joined Mentor Graphics in 2008.Atul has expertise in Analog and Digital Circuit Design and Verification .Prior to joining Mentor Graphics, He has worked with STMicroelectronics, Intel and Infineon/Qimonda between 2001 and 2008 as Analog circuit designer on variety of Analog circuit blocks and IPs. Atul holds a Masters Degree in Integrated Electronics and Circuits from Indian Institute of Technology, Delhi(India).
Who Should View
- System engineers performing verification of mixed analog and digital systems
- Project leaders of mixed-signal designs concerned about design complexity and how to reduce risk with an appropriate verification strategy
- Analog design engineers who create IP for mixed signal ICs and digital design engineers who are seeing analog portions entering their designs
- CAD managers responsible for mixed-signal design and verification tools
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...…View On-demand Web Seminar
This webinar will introduce you to abstract stimulus specification to provide more effective UVM tests that can be reused throughout your SoC flow and show you how Questa employs intelligent automation...…View On-demand Web Seminar
What we will show in this webinar is how we can leverage Assertions, including the pre-defined, pre-tested OVL libraries, to automate the verification process further. What we will also show is the way...…View On-demand Web Seminar
Other Related Resources
Training Course: In this class the designer will learn the basics of the VHDL-AMS (IEEE 1076.1) hardware descriptor language and its efficient use for model creation, validation, and design reuse. The class is intended...…View Training course
Training Course: This course will help you acquire the skills needed to maximize your usage of Questa® ADMS™ and realize its full impact on your analog/mixed signal designs. You will study design flows and representations,...…View Training course
White Paper: IP Replay makes it more practical and profitable for IP vendors to engage with IP end users early on by delivering a support model and debugging mechanism for verifying third-party IP within SoCs or IP-subsystems....…View White Paper