Sign In
Forgot Password?
Sign In | | Create Account

Verifying Complex SoC Designs with Questa Codelink



Verifying multiple blocks of design IP and achieving coverage closure is challenging enough. But verifying an entire SoC, with processors, memory, busses, and peripherals can be an enormous challenge, often involving a combination of simulation and emulation. This session shows how Questa Codelink helps verification engineers reduce the time spent finding design errors and debugging them, at the SoC level, in both simulation and emulation environments.

What You Will Learn

  • Non-invasive tracing and logging of simulation at the SoC level
  • A robust multi-window, multi-view debugging system that supports multi-processor designs
  • Acceleration of the processors to enable faster simulation
  • Virtual emulation for debugging that frees up expensive emulation capacity for more regressions.

About the Presenter

Presenter Image Mark Olen

Product Marketing Manager, Design Verification Technology

Mark Olen is the Testbench Automation Solutions Manager in the Design Verification Technology Division at Mentor Graphics. He has been at Mentor for over 10 years, and has over 25 years of experience in semiconductor design, verification, and test industries. Mark graduated from the Massachusetts Institute of Technology.

Who Should View

  • Design Verification Engineers and Managers

Related Resources


Advanced UVM Debugging

This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.…View On-demand Web Seminar

The 2012 Wilson Research Group Functional Verification Study

Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world.  In this presentation, Harry Foster...…View On-demand Web Seminar

Off-line Debug of Multi-Core SoCs with Veloce Emulation

Today’s multi-core system-on-chip (SoC) designs are increasingly dependent on firmware and device drivers, that force users to closely integrate software development and validation with silicon design...…View On-demand Web Seminar

Other Related Resources

Dot Hill Systems Corp.

Success Story: How Dot Hill designed an verified a new 30-million-gate RAID accelerator using advanced OVM-based verification.…View Success Story

To Retain or Not to Retain: How Do I Verify the State Elements of My Low Power Design?

White Paper: With power becoming a critical design constraint in the design environment, designers are utilizing advanced techniques to minimize power consumption in their designs. As a result, the RTL design is being...…View White Paper

Advanced Verification of Low Power Designs

White Paper: Power consumption due to leakage has become a major factor in the total power consumption equation for battery powered and sub-100 nm designs, compelling design teams to adopt various power management design...…View White Paper

Online Chat