Verifying Complex SoC Designs with Questa Codelink
Requires Flash Player.
This session shows how Questa Codelink helps verification engineers reduce the time spent finding design errors and debugging them, at the SoC level, in both simulation and emulation environments.
Duration: 33:38
Tags: Debug, Questa Codelink, Simulation
View On-demand Web Seminar (Opens in New Window/External URL)
Details
Overview
Verifying multiple blocks of design IP and achieving coverage closure is challenging enough. But verifying an entire SoC, with processors, memory, busses, and peripherals can be an enormous challenge, often involving a combination of simulation and emulation. This session shows how Questa Codelink helps verification engineers reduce the time spent finding design errors and debugging them, at the SoC level, in both simulation and emulation environments.
What You Will Learn
- Non-invasive tracing and logging of simulation at the SoC level
- A robust multi-window, multi-view debugging system that supports multi-processor designs
- Acceleration of the processors to enable faster simulation
- Virtual emulation for debugging that frees up expensive emulation capacity for more regressions.
About the Presenter
Mark Olen
Product Marketing Manager, Design Verification Technology
Mark Olen is the Testbench Automation Solutions Manager in the Design Verification Technology Division at Mentor Graphics. He has been at Mentor for over 10 years, and has over 25 years of experience in semiconductor design, verification, and test industries. Mark graduated from the Massachusetts Institute of Technology.
Who Should View
- Design Verification Engineers and Managers
Related Resources
Multimedia
Effective SoC Verification: The Hardware and Software Challenge
How do you achieve full-chip verification while meeting your project schedule and quality metrics? Your team’s goal is to verify a SoC consisting of an embedded CPU(s), bus fabric, and multiple specialized...…View Technology Overview
Advanced Technology for Advanced Verification,Advanced Technology for Block Level
Although constrained random stimulus generation is an automated way to achieve coverage of your design’s functionality during simulation, it is now possible to achieve even higher coverage, faster....…View Technology Overview
Easily Inspect & Find Defects in Your Processor-Based Design and Testbench
If you are running processor-driven tests with hundreds of thousands of lines of test code in digital simulation on your processor-based design, you know how difficult and time-consuming it is to figure...…View On-demand Web Seminar
Other Related Resources
To Retain or Not to Retain: How Do I Verify the State Elements of My Low Power Design?
White Paper: With power becoming a critical design constraint in the design environment, designers are utilizing advanced techniques to minimize power consumption in their designs. As a result, the RTL design is being...…View White Paper
Advanced Verification of Low Power Designs
White Paper: Power consumption due to leakage has become a major factor in the total power consumption equation for battery powered and sub-100 nm designs, compelling design teams to adopt various power management design...…View White Paper
Functional Verification of Low Power Designs at RTL
White Paper: Power is the number one constraint impacting today’s electronic designs. The need to minimize dynamic and static power consumption creates unique verification challenges. A common low power design...…View White Paper