Cadence Design Systems and Mentor Graphics Win DesignVision Award for Open Verification Methodology
SANTA CLARA, Calif., Feb. 5, 2008 – Cadence Design Systems, Inc. (NASDAQ: CDNS) and Mentor Graphics Corp. (NASDAQ: MENT) today announced that the Open Verification Methodology (OVM), developed jointly by the two companies, was awarded the Best Design Verification Tool DesignVision award by the International Engineering Consortium (IEC). DesignVision awards are given to pay tribute to the best design verification technology in the semiconductor industry. The OVM was also recently awarded a “2007 BEST” award for EDA technology from Electronic Design Magazine.
“The DesignVision award recognizes the innovation and industry impact of the Open Verification Methodology, which has been downloaded by hundreds of companies in just its first few weeks,” said Michal Siwinski, group marketing director for Advanced Verification at Cadence. “The OVM is already seeing great interest and praise, and we expect its success to continue to grow during the remainder of 2008.”
“As the first open, language-interoperable, SystemVerilog verification methodology in the industry, the OVM represents a major step forward in protecting our customers’ investment in verification,” said Robert Hum, vice president and general manager of Mentor Graphics Design, Verification and Test Business Unit. “We are pleased that the OVM has been honored with this award for the solutions it provides.”
The OVM, based on IEEE Std. 1800™-2005 SystemVerilog standard, provides a methodology and accompanying library that allow users to create modular, reusable verification environments in which components communicate with each other via standard transaction-level modeling interfaces. It also enables intra- and inter-company reuse through a common methodology and classes for virtual sequences and block-to-system reuse, and full integration with other languages commonly used in production flows. Distributed under the standard open-source Apache™ 2.0 license, the OVM source code, documentation, and use examples may be downloaded free of charge from http://www.ovmworld.org.
About Cadence
Cadence enables global electronic-design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. Cadence reported 2007 revenues of approximately $1.6 billion, and has approximately 5,300 employees. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $825 million and employs approximately 4,300 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Cadence is a trademark of Cadence Design Systems in the United States and other countries. All other trademarks are the property of their respective owners.
Mentor Graphics is a registered trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Doron Aronson
Cadence Design Systems, Inc.
408.428.4404
doron@cadence.com
Scalable Verification Press Releases
- Mentor Graphics Accelerates SoC and Embedded System Delivery with a Native Embedded Software Environment for Pre- and Post-Silicon Development, Embedding QEMU, SystemC and Emulation (Apr 22, 2013)
- Mentor Graphics Delivers Simulation and Emulation Solutions to Verify Serial Attached SCSI Products (Apr 8, 2013)
- Mentor Graphics Announces the First IP to System, UPF-based Low-power Verification Solution (Apr 4, 2013)
- Mentor Graphics New Questa Verification Platform Functionality Drives Verification Throughput (Feb 20, 2013)
- Mentor Graphics Delivers Emulation Solutions for the Verification of ARM Cortex-A9 MPCore-based Products (Jan 21, 2013)
- Mentor Graphics and HP Team Up on Questa CDC Deployment (Dec 17, 2012)
- Mentor Graphics Verification Academy Launches Coverage Cookbook (Nov 19, 2012)
- Mentor Graphics Delivers Emulation Solutions for the Verification of PCI Express Gen3 Products (Nov 1, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)
- Mentor Graphics Questa Verification Platform Enables Broad Adoption of Formal Verification (Oct 17, 2012)