MediaTek, Inc. Adopts Mentor Graphics Formal Verification Technology for Next Generation Designs
WILSONVILLE, Ore., September 18, 2007– Mentor Graphics Corporation (Nasdaq: MENT) today announced that MediaTek, one of the world’s largest fabless integrated circuit (IC) companies, has selected the 0-In® Formal Verification technology for its functional verification methodology. MediaTek chose the 0-In Formal Verification technology to make it an integral part of their verification flow for their next generation design projects.
MediaTek’s complex multimedia designs require thorough verification at the RTL level to confirm interface compliance and the functionality of control logic. MediaTek uses the 0-In Formal Verification technology for bug hunting, which is the process of pinpointing errors during functional verification and analyzing assertions that focus on verification hot spots.
“There is an evolution in designers' work that is moving towards increased verification requirements,” said Robert Hum, vice president and general manager of Mentor Graphics Design Verification and Test division. “To address these needs, designers need to adopt early, aggressive formal methods to reduce design cycles and improve design quality. 0-In Formal Verification technology has a proven track record of delivering the capability, performance and features needed to complete this critical task.”
About 0-In Formal Verification Technology
The 0-In Formal Verification technology is unique in the industry because of its extensive track record delivering results for a diversified set of real world designs. It has the largest library of assertion IP to boost productivity, and enables both static and dynamic formal verification at the block, subsystem and full chip levels. The 0-In Formal Verification technology focuses on proving large sets of properties on large designs in the least amount of time with unprecedented capacity and performance and offers an intuitive graphical analysis and debug environment that makes it the number one choice of designers across the globe. For more information on Mentor Graphics 0-In Formal Verification technology, call 1-800-547-3000 or visit the website at www.mentor.com/products/fv/abv/0-in .
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $825 million and employs approximately 4,300 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics and 0-In are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Suzanne Graham
Mentor Graphics
503.685-7789
suzanane_graham@mentor.com
Scalable Verification Press Releases
- Mentor Graphics Questa and Veloce Verification Platforms Add Cache Coherency and Interconnect Performance for ARM AMBA 5 CHI and AMBA 4 ACE Designs (Jun 3, 2013)
- Mentor Graphics Accelerates SoC and Embedded System Delivery with a Native Embedded Software Environment for Pre- and Post-Silicon Development, Embedding QEMU, SystemC and Emulation (Apr 22, 2013)
- Mentor Graphics Delivers Simulation and Emulation Solutions to Verify Serial Attached SCSI Products (Apr 8, 2013)
- Mentor Graphics Announces the First IP to System, UPF-based Low-power Verification Solution (Apr 4, 2013)
- Mentor Graphics New Questa Verification Platform Functionality Drives Verification Throughput (Feb 20, 2013)
- Mentor Graphics Delivers Emulation Solutions for the Verification of ARM Cortex-A9 MPCore-based Products (Jan 21, 2013)
- Mentor Graphics and HP Team Up on Questa CDC Deployment (Dec 17, 2012)
- Mentor Graphics Verification Academy Launches Coverage Cookbook (Nov 19, 2012)
- Mentor Graphics Delivers Emulation Solutions for the Verification of PCI Express Gen3 Products (Nov 1, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)