MediaTek, Inc. Adopts Mentor Graphics Formal Verification Technology for Next Generation Designs
WILSONVILLE, Ore., September 18, 2007– Mentor Graphics Corporation (Nasdaq: MENT) today announced that MediaTek, one of the world’s largest fabless integrated circuit (IC) companies, has selected the 0-In® Formal Verification technology for its functional verification methodology. MediaTek chose the 0-In Formal Verification technology to make it an integral part of their verification flow for their next generation design projects.
MediaTek’s complex multimedia designs require thorough verification at the RTL level to confirm interface compliance and the functionality of control logic. MediaTek uses the 0-In Formal Verification technology for bug hunting, which is the process of pinpointing errors during functional verification and analyzing assertions that focus on verification hot spots.
“There is an evolution in designers' work that is moving towards increased verification requirements,” said Robert Hum, vice president and general manager of Mentor Graphics Design Verification and Test division. “To address these needs, designers need to adopt early, aggressive formal methods to reduce design cycles and improve design quality. 0-In Formal Verification technology has a proven track record of delivering the capability, performance and features needed to complete this critical task.”
About 0-In Formal Verification Technology
The 0-In Formal Verification technology is unique in the industry because of its extensive track record delivering results for a diversified set of real world designs. It has the largest library of assertion IP to boost productivity, and enables both static and dynamic formal verification at the block, subsystem and full chip levels. The 0-In Formal Verification technology focuses on proving large sets of properties on large designs in the least amount of time with unprecedented capacity and performance and offers an intuitive graphical analysis and debug environment that makes it the number one choice of designers across the globe. For more information on Mentor Graphics 0-In Formal Verification technology, call 1-800-547-3000 or visit the website at www.mentor.com/products/fv/abv/0-in .
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $825 million and employs approximately 4,300 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics and 0-In are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Suzanne Graham
Mentor Graphics
503.685-7789
suzanane_graham@mentor.com
Scalable Verification Press Releases
- Altera Adopts the Mentor Graphics Veloce Hardware Emulator to Accelerate Time-to-Market for their Next-Gen Products (Jan 24, 2012)
- Mentor Graphics Partners with Freescale to Deliver Vista-based Virtual Prototype Solution for Freescale Processors (Jan 12, 2012)
- Mentor Graphics Delivers Emulation-Ready Transactors for the Accelerated Verification of SoCs (Dec 19, 2011)
- Mentor Graphics Delivers First ARM Cortex and AMBA Family Verification Solution that Spans Simulation and Emulation (Nov 10, 2011)
- Mentor Graphics Veloce Emulator Adopted by ZTE to Accelerate Time-to-Market for their Next-Gen SoCs (Oct 26, 2011)
- Mentor Graphics Delivers Emulation Solutions for the Verification of USB SuperSpeed (3.0) Products (Oct 25, 2011)
- Mentor Graphics and MoreThanIP Collaborate to Deliver Veloce Emulation Solutions for Multi-Gigabit Ethernet Verification (Oct 24, 2011)
- Mentor Graphics Donates Veloce Emulator to Portland State University (Aug 22, 2011)
- Mentor Graphics Expands Verification Academy Portal with Additional UVM/OVM Content (Jul 7, 2011)
- Mentor Graphics Announces Common Embedded Software Development Platform for any Stage of Development from Virtual Prototypes to Hardware Emulation and Boards (Jun 6, 2011)