Questa Verification IP

Higher quality verification with less effort

Today's designs rely heavily on a variety of industry standard interfaces. To effectively verify these designs, designers often spend valuable time building and verifying verification components or VIP related to these standards. Using Questa® Verification IP you can reduce the overall testbench development time and complete more verification with less effort. Your engineers are freed from spending time on standard functionality giving them more time to focus on differentiating features.

Overview

The verification components in the Questa Verification IP library fit any verification environment. By facilitating and enhancing the application of transaction-level modeling (TLM), advanced SystemVerilog testbench features (such as constrained random testing), modern verification methodologies (such as OVM and UVM), and seamlessly integrating with other Mentor tools (such as Questa Verification Management, Questa Questa inFact and Veloce), Questa Verification IP increases productivity even further.

Questa Verification IP delivers a common interface across the library of protocols. This results in a scalable verification solution for popular protocols and standard interfaces, including stimulus generation, reference checking, and coverage measurements that can be used for RTL, TLM, and system-level verification.

Verification with Questa Verification IP is straight forward: simply instantiate it as a component in your testbench. The built-in capabilities of Questa Verification IP automatically provides the entries for the coverage database so you have the metrics in place to track whether all necessary scenarios are covered.

Questa Verification IP is also integrated with the Questa debug environment and makes use of the transaction viewing capability in Questa so that you can get both signal-level and transaction-level debugging capabilities.

Features & Highlights

  • Stimulus generation
  • Protocol checking
  • Test suite, compliance tests
  • Coverage collectors
  • Transaction level debug
  • Native OVM and UVM support
  • Reduces testbench development time
  • Supports both RTL and TLM abstraction levels
  • Includes support for verification planning
  • Fits in any verification environment, including OVM and UVM
  • Increases quality and productivity

Protocols Supported

  • AMBA (AHB, APB, AXI, AXI4 and ACE)
  • Ethernet (10/100, 1G, 10G, 40G, 100G)
  • SPI 4.2
  • USB 2.0, OTG & 3.0
  • PCIe 1.1, 2.0 and 3.0
  • DDR2, DDR3
  • I2C
  • I2S
  • SPI
  • UART
  • Smartcard

Datasheet

Verification Horizons Blog

An online forum to provide updates on concepts, values, standards, methodologies and examples to assist with the understanding of what advanced functional verification technologies can do and how to most effectively apply them.

Dave Rich Featured on EEWeb

Verification Horizons BLOG

I’m sure many of you know my colleague, Dave Rich. I’ve known Dave since our days at Co-Design Automation when we worked together defining the Superlog language, which eventually became SystemVerilog after…View Blog Post

How Did I Get Here?

Verification Horizons BLOG

Remembering Don Loughry “How did you get involved in standards,” I was asked. On a business trip to India in 2009, I was asked to come by the Mentor office in Noida to meet with some “freshers” and other…View Blog Post