Questa Verification Platform
The Questa® Verification Platform transforms verification, dramatically increasing verification productivity and managing resources more efficiently built on several powerful technologies and tightly integrated with Veloce emulation Questa answers the challenges of increasingly complex SoCs.
- Integrates multiple point tools into flexible, open flows that integrate a broad arsenal of verification solutions
- Decomposes the problem and employs the best solution, such as CDC verification, formal verification or mixed-signal simulation, to resolve it
- Delivers high performance/capacity debug tightly integrated with the Visualizer Debug Environment
- Increases your ability to build a verification plan and collect metrics to track its progress, allocate and manage resources efficiently, and identify trends as the project progresses against schedule
10X-100X Faster coverage closure
Questa intelligently generates stimulus to ensure that high test quantity does not come at the expense of high test quality. The result is a 10X-100X gain in verification productivity. Questa Verification Management reduces the time needed to manage regression testing and merge coverage results from hours to minutes. Questa also eases testbench programming by automatically generating coverage models.
The Questa Verification Platform is a comprehensive solution for verifying power management in low power designs. Questa Power Aware Simulation (PASim) verifies the power management architecture through both static analysis and simulation. Questa ADMS integrates with Questa PASim to verify power management in designs with analog/mixed-signal functionality. Questa CDC verifies clock domain crossings inherent in designs with active power management. Questa Formal exhaustively verifies power control logic. And Questa Verification Management ensures that power management structures are thoroughly verified as part of coverage closure.
Powerful Unified Debug
Debug is one of the most important verification technologies and critical for achieving productivity in today's complex designs. The Questa Verification Platform combined with the new Visualizer Debug Environment for testbench and HW debug, provides maximum performance, capacity and automation for the complete cycle of SoC design and verification debug.
Questa Formal-Based Technologies offer the unique ability to root out obscure bugs and increase design confidence through exhaustive analysis. Questa offers a broad spectrum of formal solutions, ranging from fully automatic applications such as clock-domain crossing verification, code coverage closure and automatic formal checking to custom coded assertion property checking with high-powered formal engines. These solutions work as a complement to simulation-based methods and they boost verification productivity by targeting verification tasks that are otherwise difficult to complete.
Leading support for UVM
The Questa Verification Platform is the first verification platform with a UVM-aware debug solution that provides engineers essential information about the operation of their dynamic class-based testbenches in the familiar context of source code and waveform viewing.
Questa lets you see the component hierarchy, class definition tree, and other UVM settings specific to your testbench to make it easier to understand the operation of your verification environment. Together with UVM Express, UVM Connect, and Mentor’s UVM Mentor VIP, the Questa platform provides an unmatched environment.
We have created this series of online seminars that discuss the latest Questa technology to help you transform your verification process. Learn more
We have training courses available for Questa products in our training centers around the world, online, or at your site. Questa training courses
The Verification Academy delivers deep technical training using a collection of free online courses, resources and forums. It focuses on key aspects of advanced functional verification, including:
- Assertion-Based verification
- Verification management
- CDC verification
- FPGA verification
- Intelligent TB automation