Request White Paper
You will receive an email with a direct link to your requested white paper.
This paper describes the basic elements of low power design and verification and discusses how the Unified Power Format (UPF) along with innovative techniques enable power-aware verification at the register transfer level, using traditional RTL design styles and reusable blocks. The result is a multi-tool solution that can be used throughout the RTL to GDSII flow, applying consistent semantics for both verification and implementation.
You will receive an email with a direct link to your requested white paper.
It's free, will only take a minute, and will improve your experience on mentor.com.
1-800-547-3000 © Mentor Graphics, All rights reserved.
Site Map | Careers | Partners/Foundry Support | Contact Us | Terms and Conditions | Privacy Policy | International Websites