Off to the Races with Your Accelerated SystemVerilog Testbench
White Paper
ABSTRACT
This document describes a methodology for writing SystemVerilog and OVM or UVM testbenches that can be used not only for software simulation, but especially for hardware-assisted acceleration using Mentor’s Veloce TBX solution. The methodology presented herein promotes the co-emulation (also known as co-modeling) approach and aims to maximize reuse between pure simulation-based verification and hardware-assisted acceleration.
Related Resources
Unifying Hardware-Assisted Verification and Validation...
White PaperUnifying Hardware-Assisted Verification and Validation Using UVM and Emulation
Successful approaches to improve verification productivity are to increase the speed of verification and begin validating software/hardware integration very early in the design process. Historically, verification...
TAGS: Architecture Design, Architecture Validation, TLM, Vista, Veloce2, TestBench XPress
Veloce System-Level Power Analysis and Verification
White PaperVeloce System-Level Power Analysis and Verification
Power analysis and verification need to move to the system level, improving upon and extending the capabilities and scope of RTL and gate-level techniques. The performance, capacity, and flexibility of...
TAGS: Emulation, Veloce, Veloce2
Off-line Debug of Multi-Core SoCs with Veloce Emulation
On-demand Web Seminar 32:04Off-line Debug of Multi-Core SoCs with Veloce Emulation
Today’s multi-core system-on-chip (SoC) designs are increasingly dependent on firmware and device drivers, that force users to closely integrate software development and validation with silicon design...
TAGS: Emulation, SoC Verification, Questa Codelink