Soft-Ice: iSolve USB Peripheral as a Soft-model Solution
White Paper
ABSTRACT
The paper discusses the relative merits of this approach and potential for increased hardware/software visibility and overall flexibility of use.
The Mentor Graphics® iSolve™ USB Peripheral provides a high-speed solution for the system-level verification of System-on-Chip (SoC) designs containing a USB 2.0 Host controller port that communicates with USB peripheral mass storage devices such as hard-disk drives, Flash drives, and USB sticks. The current solution, known as the static In-Circuit Emulation (ICE) solution, uses a dedicated hardware unit connected to the Veloce™ hardware emulator and operates from clocking that is sourced from Veloce. In this paper, we present a novel approach to providing the same functionality as the static ICE solution, but using a Softmodel instead, which comprises only of synthesized RTL code within Veloce, plus executable software running on a standard Veloce host workstation.
Related Resources
FPGA Verification with Assertions: Why Bother? A...
White PaperFPGA Verification with Assertions: Why Bother? A Painless and Easy Step-by-Step Approach to Adopting Assertions
This paper provides a practical, easy, step-by- step set of instructions on how to add assertions to your RTL design. By following the simple guidelines provided in this paper you will benefit by cutting...
TAGS: Avionics, COTS, SWaP, Thermal Characterization, Thermal Simulation, Questa Advanced Simulator
Advanced UVM Debugging
On-demand Web Seminar 47:58Advanced UVM Debugging
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.
TAGS: Debugging, UVM, Questa Clock-Domain Crossing (CDC) Verification, Questa Formal Verification , Questa Codelink, Questa inFact, Questa Advanced Simulator, Questa CoverCheck, Questa Power Aware Simulator, Questa Verification Management, Questa Verification IP
The 2012 Wilson Research Group Functional Verification...
On-demand Web Seminar 39:15The 2012 Wilson Research Group Functional Verification Study
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...
TAGS: Wilson Research Group Study, Questa Clock-Domain Crossing (CDC) Verification, Questa Formal Verification , Questa ADMS, Questa Codelink, Questa inFact, ModelSim, Questa Advanced Simulator, Questa CoverCheck, Questa Power Aware Simulator, Questa Verification Management, Questa Verification IP

