Solutions Expo Keynote:
Technology Overview
ABSTRACT

Performance is key to achieving verification productivity. Yet, traditional brute force approaches to improving performance will only provide incremental benefits, which will not keep up with Moore's Law. Achieving 100x to 1000x improvements in verification performance requires thinking outside the box. This keynote provides a historical survey of ways other industries have faced their performance issues, drawing on examples ranging from Henry Ford to the Intel 8088 microprocessor. Then, based on these observations from other industries, a prescription is offered to address today's verification performance issues. Presenter bio: Functional Verification Division Harry Foster is a principal engineer for the Mentor Graphics Design Verification division. He currently serves as chair of the IEEE 1850 Property Specification Language (PSL) working group. He is the inventor of OVL, the co-author of multiple books and award winning papers on functional verification, and the holder of multiple verification patents.
Related Resources
Advanced UVM Debugging
On-demand Web Seminar 47:58Advanced UVM Debugging
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.
TAGS: Debugging, UVM, Questa Clock-Domain Crossing (CDC) Verification, Questa Formal Verification , Questa Codelink, Questa inFact, Questa Advanced Simulator, Questa CoverCheck, Questa Power Aware Simulator, Questa Verification Management, Questa Verification IP
The 2012 Wilson Research Group Functional Verification...
On-demand Web Seminar 39:15The 2012 Wilson Research Group Functional Verification Study
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...
TAGS: Wilson Research Group Study, Questa Clock-Domain Crossing (CDC) Verification, Questa Formal Verification , Questa ADMS, Questa Codelink, Questa inFact, ModelSim, Questa Advanced Simulator, Questa CoverCheck, Questa Power Aware Simulator, Questa Verification Management, Questa Verification IP
Accelerating Coverage Closure with Intelligent Testbench...
On-demand Web Seminar 24:05Accelerating Coverage Closure with Intelligent Testbench Automation
Mentor Graphics has a proven methodology to accelerate functional coverage closure, freeing up resources to achieve more verification. Questa Ultra’s Intelligent Testbench Automation solution generates...
TAGS: Coverage Closure, Intelligent Testbench Automation, Questa inFact


