Using FormalPro for Actel Verification in a Precision RTL Flow
White Paper
ABSTRACT
This document describes how to verify Actel FPGA designs using FormalPro. Specifically, the flow available in FormalPro is for Actel A54SX, A54SAX, Axcelerator and ProASIC family designs implemented with Precision RTL and Actel Designer. You can use FormalPro to verify other families of Actel devices; however, this verification flow has been used primarily for designs targeted to the above.
Related Resources
Advanced UVM Debugging
On-demand Web Seminar 47:58Advanced UVM Debugging
This web seminar will highlight some new strategies for debugging UVM-based testbenches using Questa 10.2.
TAGS: Debugging, UVM, Questa Clock-Domain Crossing (CDC) Verification, Questa Formal Verification , Questa Codelink, Questa inFact, Questa Advanced Simulator, Questa CoverCheck, Questa Power Aware Simulator, Questa Verification Management, Questa Verification IP
The 2012 Wilson Research Group Functional Verification...
On-demand Web Seminar 39:15The 2012 Wilson Research Group Functional Verification Study
Every two years, Mentor Graphics commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world. In this presentation, Harry Foster...
TAGS: Wilson Research Group Study, Questa Clock-Domain Crossing (CDC) Verification, Questa Formal Verification , Questa ADMS, Questa Codelink, Questa inFact, ModelSim, Questa Advanced Simulator, Questa CoverCheck, Questa Power Aware Simulator, Questa Verification Management, Questa Verification IP
Unifying Hardware-Assisted Verification and Validation Using UVM and Emulation
Successful approaches to improve verification productivity are to increase the speed of verification and begin validating software/hardware integration very early in the design process. Historically, verification...
TAGS: Architecture Design, Architecture Validation, TLM, Vista, Veloce2, TestBench XPress