Home Products Functional Verification Resources Veloce System-Level Power Analysis and Verification

Veloce System-Level Power Analysis and Verification

View All Resources | View All White Papers

White Paper

ABSTRACT

Power analysis and verification need to move to the system level, improving upon and extending the capabilities and scope of RTL and gate-level techniques. The performance, capacity, and flexibility of emulation platforms make them the ideal technology for system-level power analysis and verification. Veloce delivers unprecedented power verification and analysis capabilities. This paper shares how these capabilities are used and how they benefit the design and verification effort as well as the quality and power usage of complex SoC designs.

Download White Paper

Go URL

http://go.mentor.com/2gkox

Share This Resource

Unifying Hardware-Assisted Verification and Validation...

White Paper

Unifying Hardware-Assisted Verification and Validation Using UVM and Emulation

Successful approaches to improve verification productivity are to increase the speed of verification and begin validating software/hardware integration very early in the design process. Historically, verification...

Architecture Design, Architecture Validation, TLM, Vista, Veloce2, TestBench XPress

Abstract

Unifying Hardware-Assisted Verification and Validation Using UVM and Emulation

TAGS: Architecture Design, Architecture Validation, TLM, Vista, Veloce2, TestBench XPress

View White Paper

Beat your functional verification/software development...

Technology Overview

Beat your functional verification/software development timescales with Acceleration/Emulation

Whether at the block level, chip level or system level, you can beat your development schedules with Veloce acceleration and ICE solutions. With advances in transaction based verification environments,...

Verification Management, Veloce2

Abstract