Effective SoC Verification: The Hardware and Software Challenge
How do you achieve full-chip verification while meeting your project schedule and quality metrics? Your team’s goal is to verify a SoC consisting of an embedded CPU(s), bus fabric, and multiple specialized...
TAGS: Verification Management, Questa Clock-Domain Crossing (CDC) Verification, Certe Testbench Studio, Questa Codelink
