Sign In
Forgot Password?
Sign In | | Create Account

Advanced SoC Debug Solution

Intuitive and powerful HW and SW debug solutions to improve debug productivity across ESL, formal, RTL/gate-level simulation and emulation platforms

The Mentor debug solution maximizes performance, capacity and automation for the complete SoC design and verification cycle. Tightly integrated with Questa Simulation and Veloce Emulation, the solution includes the industry-leading Codelink product family for hardware and software debug, and the new Visualizer Debug Environment for testbench and hardware debug.

Benefits and Features

  • High-performance, high-capacity debug environment available interactive and post-sim
  • Improves debug productivity for embedded SW, transaction-level, testbench, RTL, gate-level and low-power design and verification
Online Chat