Current low k1 photolithography processes are increasing the complexity of resolution enhancement technology (RET) applications in nanometer designs. This has resulted in higher silicon failure rates caused by mask rule constraints, fragmentation, modeling and metrology errors, and more. To reduce errors, a post-OPC verification step is needed to detect failures before a design is sent to the mask or wafer manufacturer.