Enuclia Standardizes on Mentor Graphics Calibre Platform for Physical Verification and Parasitic Extraction of its New DTV ASIC Designs
WILSONVILLE, Ore., May, 12, 2006 - Mentor Graphics Corporation (Nasdaq: MENT) today announced that Enuclia Semiconductor has chosen the Calibre{reg} design-to-silicon platform for physical verification and parasitic extraction of both its current and next-generation ASIC designs for the digital television (DTV) display electronics market. Enuclia is a venture-funded fabless semiconductor company developing video processing technology to deliver superior HDTV image quality at lower prices.
"Complexity increase in nanometer geometries is challenging," said Carl Ruggiero, chief technology officer and co-founder of Enuclia. "We've added Calibre to our collection of tools for physical verification and parasitic extraction because its proven track record and decisive roadmap meet our stringent requirements for EDA tool innovation."
"The Calibre platform is known throughout the industry as a technology leader for the design-to-silicon handoff," added Todd Moyer, director of mixed signal engineering at Enuclia. "Calibre delivers value on all fronts: usability, foundry support, performance, scalability and functionality."
There are clear benefits when designers adopt a comprehensive physical verification flow using the market leading Calibre tool suite, which includes Calibre DRC (design rule check), Calibre LVS (layout vs. schematic), Calibre xRC (parasitic extraction), and Calibre RVE (results viewing environment), all accessible through the Calibre Interactive invocation graphical user interface (GUI). Designers can cross probe results, debug quickly and easily, and locate and fix errors in a succinct manner. In addition, with Calibre, the risk of unforeseen issues in manufacturing is greatly minimized because Calibre is the golden sign-off standard at the majority of all world-class foundries.
"The Calibre design-to-silicon platform is recognized for its technological superiority," said Joe Sawicki, vice president and general manager of the Design-to-Silicon division at Mentor Graphics. "When our customers adopt the Calibre tool flow, they find their total verification time is greatly reduced, they experience predictable, fast turn-around times and avoid delays in their design cycle."
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $700 million and employs approximately 4,000 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics and Calibre are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Scalable Verification Press Releases
- Mentor Graphics and JEOL to Develop Advanced IC Mask Writing Solutions (Nov 23, 2011)
- Mentor Graphics and GLOBALFOUNDRIES Extend RET and OPC Collaboration to 28nm (Mar 1, 2011)
- New Shanghai HuaLi Foundry Chooses the Mentor Graphics Calibre RET Solution for 65/45nm Development and Production (Feb 28, 2011)
- Mentor Graphics Design-to-Silicon Solutions Implemented as Part of Samsung Electronics’ New 32nm High-K Metal Gate Offering (Jun 11, 2010)
- Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM (Jan 11, 2010)
- GLOBALFOUNDRIES Selects Mentor Graphics Calibre Platform for Computational Lithography and DFM Enablement (Oct 16, 2009)
- Mentor Graphics and Applied Materials Deploy OASIS.MASK Open Data Standard for Higher Efficiency Mask Manufacturing (Sep 14, 2009)
- Mentor Graphics Eldo Simulator used by STMicroelectronics to Characterize 32nm Cell Libraries (Mar 5, 2009)
- Mentor Graphics Olympus P&R and Calibre Verification Platforms Qualified for 32nm IC Designs at STMicroelectronics (Mar 2, 2009)
- Selete Selects Mentor Graphics Calibre nm Platform for EUV Flare Compensation (Feb 27, 2009)