Mentor Graphics and Freescale Expand Collaboration to Improve Manufacturing and Testing of Nanometer Technologies
WILSONVILLE, Ore., January 27, 2009 - Mentor Graphics Corporation (NASDAQ: MENT) announced today it will supply Freescale Semiconductor (NYSE:FSL, FSL.B) with select electronic design automation (EDA) technologies designed to enhance the manufacturability and testability of semiconductors.
The arrangement includes tools in the areas of design for test (DFT), field programmable gate arrays (FPGA), physical verification and analysis, advanced resolution enhancement technologies (RET), and pre- and post-tapeout design for fabrication and manufacturability (DFM). The new technologies will help expand on the work of an existing collaboration between Freescale and Mentor for developing design flows and methods to improve test and manufacturing capability.
"Freescale continues to invest significant resources to provide leading-edge capability throughout the design process," said Gregg Bartlett, Vice President of Design Technology at Freescale. "Mentor's solutions fit well into Freescale's DFM flow, helping us ensure that products have a high degree of manufacturability."
"Mentor is extremely pleased to continue its collaboration with Freescale," said Wally Rhines, CEO of Mentor Graphics. "We will work closely with them on our common goal of achieving breakthroughs in semiconductor technologies."
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,450 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
(Mentor Graphics is a registered trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners).
For more information, please contact:
Gene Forte
Mentor Graphics
503.685.1993
gene_forte@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Scalable Verification Press Releases
- Mentor Graphics and JEOL to Develop Advanced IC Mask Writing Solutions (Nov 23, 2011)
- Mentor Graphics and GLOBALFOUNDRIES Extend RET and OPC Collaboration to 28nm (Mar 1, 2011)
- New Shanghai HuaLi Foundry Chooses the Mentor Graphics Calibre RET Solution for 65/45nm Development and Production (Feb 28, 2011)
- Mentor Graphics Design-to-Silicon Solutions Implemented as Part of Samsung Electronics’ New 32nm High-K Metal Gate Offering (Jun 11, 2010)
- Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM (Jan 11, 2010)
- GLOBALFOUNDRIES Selects Mentor Graphics Calibre Platform for Computational Lithography and DFM Enablement (Oct 16, 2009)
- Mentor Graphics and Applied Materials Deploy OASIS.MASK Open Data Standard for Higher Efficiency Mask Manufacturing (Sep 14, 2009)
- Mentor Graphics Eldo Simulator used by STMicroelectronics to Characterize 32nm Cell Libraries (Mar 5, 2009)
- Mentor Graphics Olympus P&R and Calibre Verification Platforms Qualified for 32nm IC Designs at STMicroelectronics (Mar 2, 2009)
- Selete Selects Mentor Graphics Calibre nm Platform for EUV Flare Compensation (Feb 27, 2009)