Mentor Graphics to Deliver Select EDA Technologies To Freescale Semiconductor
WILSONVILLE, Ore., August 14, 2006 - Mentor Graphics Corporation (Nasdaq: MENT) will supply Freescale Semiconductor (NYSE:FSL, FSL.B) with select EDA technologies designed to enhance the manufacturability and testability of semiconductors.
Mentor plans to provide EDA tools in several focused areas of the nanometer chip design flow. The plan includes tools in the areas of Design for Test (DFT), physical verification and analysis, advanced Resolution Enhancement Technologies (RET) and post-tapeout Design for Manufacturing (DFM). The new arrangement expands on an existing collaboration in areas where Freescale and Mentor can develop methods to improve test and manufacturing capability.
"In the emerging area of DFM, Freescale continues to invest significantly in order to provide DFM capability at every phase of the chip design process - from Architecture phase to Mask Preparation phase," said Ross Hirschi, Director of Methodologies and Flow Development at Freescale. "This helps to ensure that our chips are manufacturable by design. Mentor's solutions fit well in specific areas of Freescale's comprehensive DFM flow."
"Mentor is extremely pleased to enter into this agreement with Freescale, and will work closely with them on our common goal of achieving breakthroughs in semiconductor technologies." said Wally Rhines, Chief Executive Officer of Mentor Graphics Corporation.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $725 million and employs approximately 4,050 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics is a registered trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Scalable Verification Press Releases
- Mentor Graphics and JEOL to Develop Advanced IC Mask Writing Solutions (Nov 23, 2011)
- Mentor Graphics and GLOBALFOUNDRIES Extend RET and OPC Collaboration to 28nm (Mar 1, 2011)
- New Shanghai HuaLi Foundry Chooses the Mentor Graphics Calibre RET Solution for 65/45nm Development and Production (Feb 28, 2011)
- Mentor Graphics Design-to-Silicon Solutions Implemented as Part of Samsung Electronics’ New 32nm High-K Metal Gate Offering (Jun 11, 2010)
- Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM (Jan 11, 2010)
- GLOBALFOUNDRIES Selects Mentor Graphics Calibre Platform for Computational Lithography and DFM Enablement (Oct 16, 2009)
- Mentor Graphics and Applied Materials Deploy OASIS.MASK Open Data Standard for Higher Efficiency Mask Manufacturing (Sep 14, 2009)
- Mentor Graphics Eldo Simulator used by STMicroelectronics to Characterize 32nm Cell Libraries (Mar 5, 2009)
- Mentor Graphics Olympus P&R and Calibre Verification Platforms Qualified for 32nm IC Designs at STMicroelectronics (Mar 2, 2009)
- Selete Selects Mentor Graphics Calibre nm Platform for EUV Flare Compensation (Feb 27, 2009)