Mentor Graphics Aligns Product Groups to Address IC Implementation Challenges at 45nm and Beyond
WILSONVILLE, Ore., May 07, 2008 – Mentor Graphics Corporation (NASDAQ: MENT) today announced it has aligned its integrated circuit (IC) implementation product lines under the Design-to-Silicon division to better address the design and manufacturing challenges of 45nm and smaller process nodes. The division, which will be headed by vice president and general manager, Joseph Sawicki, will now include Mentor's industry-leading IC products: the Olympus-SoC™ place-and-route system, the Calibre® physical verification and DFM platform, and the design-for-test (DFT) product line.
“This change positions Mentor to more effectively help our customers tackle the complex design and manufacturing challenges they are experiencing as ICs move to smaller processes,” said Gregory K. Hinckley, president of Mentor Graphics. “Joe has been instrumental in building the Calibre franchise into a full back-end flow. His leadership and experience will serve the newly aligned organization well as Mentor continues its IC implementation business strategy.”
Sawicki joined Mentor Graphics in 1990 and has held previous positions in applications engineering, sales, marketing and management. He holds a BSEE from the University of Rochester and an MBA from Northeastern University's High Technology Program.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $875 million and employs approximately 4,350 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
(Mentor Graphics and Calibre are registered trademarks and Olympus-SoC is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)
For more information, please contact:
Ryerson Schwark
Mentor Graphics
503.685.1660
ry_schwark@mentor.com
Sarah Bartash
Mentor Graphics
503.685.0443
sarah_bartash@mentor.com
Scalable Verification Press Releases
- Mentor Graphics and JEOL to Develop Advanced IC Mask Writing Solutions (Nov 23, 2011)
- Mentor Graphics and GLOBALFOUNDRIES Extend RET and OPC Collaboration to 28nm (Mar 1, 2011)
- New Shanghai HuaLi Foundry Chooses the Mentor Graphics Calibre RET Solution for 65/45nm Development and Production (Feb 28, 2011)
- Mentor Graphics Design-to-Silicon Solutions Implemented as Part of Samsung Electronics’ New 32nm High-K Metal Gate Offering (Jun 11, 2010)
- Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM (Jan 11, 2010)
- GLOBALFOUNDRIES Selects Mentor Graphics Calibre Platform for Computational Lithography and DFM Enablement (Oct 16, 2009)
- Mentor Graphics and Applied Materials Deploy OASIS.MASK Open Data Standard for Higher Efficiency Mask Manufacturing (Sep 14, 2009)
- Mentor Graphics Eldo Simulator used by STMicroelectronics to Characterize 32nm Cell Libraries (Mar 5, 2009)
- Mentor Graphics Olympus P&R and Calibre Verification Platforms Qualified for 32nm IC Designs at STMicroelectronics (Mar 2, 2009)
- Selete Selects Mentor Graphics Calibre nm Platform for EUV Flare Compensation (Feb 27, 2009)