Mentor Graphics Delivers Analog Mixed Simulator to NEC Electronics
WILSONVILLE, Ore., Nov. 23, 2004 - Mentor Graphics Corporation (Nasdaq: MENT) today announced that NEC Electronics has adopted the Mentor Graphics{reg} analog mixed-signal simulator, ADVance MS™ tool, which has enabled a high degree of efficiency during the verification of their products. The ADVance MS-Mach tool is used in the development of large, high-speed I/O interface circuits for NEC Electronics' analog and mixed-signal system-on-chip (SoC) products.
"Co-verification between digital and analog circuits is necessary when developing high speed I/O interfaces where performance is very complicated. In particular, the final verification, which includes parasitic extraction and LPE, is essential, not only to assure product quality but also reduce total turn around time. We have also expanded the capacity limit of the simulation using Mach, FastSpice simulator, based on ADVance MS technology for the circuits with LPE," said Mr. Kunio Mori, general manager, Server Systems Division, NEC Electronics.
The Mentor Graphics ADVance MS (ADMS) tool is a single-kernel, language-neutral functional verification environment for digital, analog, mixed-signal and RF circuits. This platform is built upon four high-performance, customer-proven simulation technologies: the Eldo™ tool for analog, ModelSim{reg} for digital, Mach for transistor-level, and the Eldo RF for radio frequency simulations. The ADMS tool supports most of the design languages, including VHDL, VHDL-AMS, Verilog, Verilog-AMS, SystemC, SystemVerilog, Spice, and C, for the design and verification of mixed-signal system, and SoC designs. ADMS has gained wide acceptance since its introduction five years ago. It is currently used in hundreds of customer sites.
"We are pleased that NEC Electronics achieved breakthrough results with the ADVance MS-Mach tool on the verification of their high-speed I/O buffer circuits," said Jue-Hisen Chern, vice president and general manager, Deep Submicron Division, Mentor Graphics. "With the tool flexibility and advanced technologies offered by the ADMS tool, we are confident that NEC Electronics will continue to benefit from the new methodology with improved design quality and efficiency."
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $675 million and employs approximately 3,800 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: http://www.mentor.com/.
Mentor Graphics and ModelSim are registered trademarks, and ADVance MS and Eldo are trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Scalable Verification Press Releases
- Mentor Graphics and JEOL to Develop Advanced IC Mask Writing Solutions (Nov 23, 2011)
- Mentor Graphics and GLOBALFOUNDRIES Extend RET and OPC Collaboration to 28nm (Mar 1, 2011)
- New Shanghai HuaLi Foundry Chooses the Mentor Graphics Calibre RET Solution for 65/45nm Development and Production (Feb 28, 2011)
- Mentor Graphics Design-to-Silicon Solutions Implemented as Part of Samsung Electronics’ New 32nm High-K Metal Gate Offering (Jun 11, 2010)
- Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM (Jan 11, 2010)
- GLOBALFOUNDRIES Selects Mentor Graphics Calibre Platform for Computational Lithography and DFM Enablement (Oct 16, 2009)
- Mentor Graphics and Applied Materials Deploy OASIS.MASK Open Data Standard for Higher Efficiency Mask Manufacturing (Sep 14, 2009)
- Mentor Graphics Eldo Simulator used by STMicroelectronics to Characterize 32nm Cell Libraries (Mar 5, 2009)
- Mentor Graphics Olympus P&R and Calibre Verification Platforms Qualified for 32nm IC Designs at STMicroelectronics (Mar 2, 2009)
- Selete Selects Mentor Graphics Calibre nm Platform for EUV Flare Compensation (Feb 27, 2009)