Mentor Graphics Eldo Adopted by TSMC for Cell Library Characterization of 40 Nanometer Technology Node
WILSONVILLE, Ore., August 12, 2008 - Mentor Graphics Corporation (Nasdaq: MENT) today announced that Taiwan Semiconductor Manufacturing Company Ltd. (TSMC) has selected Mentor’s Eldo® analog simulation tool to characterize cells in its 40 nanometer (nm) standard cell libraries.
“TSMC is committed to offering high quality, silicon-proven standard cell libraries to enable customers to design at 40nm technologies,” said ST Juang, senior director of design infrastructure marketing division, TSMC. “By adopting Eldo as our characterization SPICE engine, we are confident that we can deliver to this commitment.”
Advanced process technologies require that more process corners be characterized for each cell to accurately represent the process variation and physical effects on the design. More cell variants are also needed to accommodate different design considerations, such as cells for low power and cells for high speed. These advanced process technology requirements result in increased run time that must be mitigated by high performance SPICE simulation for library characterization.
“TSMC is the technology leader in advanced process technology so clearly Eldo’s role as TSMC’s simulator for 40nm standard cell characterization is an important one,” said Jue-Hsien Chern, vice president and general manager, Deep Submicron Division at Mentor.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $850 million and employs approximately 4,200 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics and Eldo are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Scalable Verification Press Releases
- Mentor Graphics and JEOL to Develop Advanced IC Mask Writing Solutions (Nov 23, 2011)
- Mentor Graphics and GLOBALFOUNDRIES Extend RET and OPC Collaboration to 28nm (Mar 1, 2011)
- New Shanghai HuaLi Foundry Chooses the Mentor Graphics Calibre RET Solution for 65/45nm Development and Production (Feb 28, 2011)
- Mentor Graphics Design-to-Silicon Solutions Implemented as Part of Samsung Electronics’ New 32nm High-K Metal Gate Offering (Jun 11, 2010)
- Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM (Jan 11, 2010)
- GLOBALFOUNDRIES Selects Mentor Graphics Calibre Platform for Computational Lithography and DFM Enablement (Oct 16, 2009)
- Mentor Graphics and Applied Materials Deploy OASIS.MASK Open Data Standard for Higher Efficiency Mask Manufacturing (Sep 14, 2009)
- Mentor Graphics Eldo Simulator used by STMicroelectronics to Characterize 32nm Cell Libraries (Mar 5, 2009)
- Mentor Graphics Olympus P&R and Calibre Verification Platforms Qualified for 32nm IC Designs at STMicroelectronics (Mar 2, 2009)
- Selete Selects Mentor Graphics Calibre nm Platform for EUV Flare Compensation (Feb 27, 2009)