TSMC Qualifies Mentor Graphics Calibre nmDRC on 65nm Process
WILSONVILLE, Ore., July 26, 2006 – Mentor Graphics Corporation (Nasdaq: MENT) today announced that Taiwan Semiconductor Manufacturing Company (TSMC), the world’s largest semiconductor manufacturer, has qualified Calibre{reg} nmDRC for TSMC’s 65 nanometer (nm) technology. Calibre nmDRC specifically addresses the complex issues of the most advanced TSMC processes. TSMC and Mentor Graphics have a long, successful relationship in developing advanced technologies that enable fabless companies to deliver new products to market.
“With Calibre nmDRC and Hyperscaling, the benefits are reduced run time, good accuracy and no additional hardware expenditures," said Edward Wan, senior director of design service marketing, TSMC. “TSMC saw run times reduced on even the largest designs.”
"TSMC continually leads the way in the evolution of semiconductor manufacturing, and is an industry leader in qualifying the latest technologies for production," said Joe Sawicki, vice president and general manager for the design-to-silicon division at Mentor Graphics. “In the nanometer era, with the increasing importance of conveying design for manufacturing information, our relationship with TSMC has allowed us to deliver unprecedented capabilities, embodied in Calibre nmDRC, enabling the continued success of the fabless designer.”
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $725 million and employs approximately 4,050 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics and Calibre are registered trademarks. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Scalable Verification Press Releases
- Mentor Graphics and JEOL to Develop Advanced IC Mask Writing Solutions (Nov 23, 2011)
- Mentor Graphics and GLOBALFOUNDRIES Extend RET and OPC Collaboration to 28nm (Mar 1, 2011)
- New Shanghai HuaLi Foundry Chooses the Mentor Graphics Calibre RET Solution for 65/45nm Development and Production (Feb 28, 2011)
- Mentor Graphics Design-to-Silicon Solutions Implemented as Part of Samsung Electronics’ New 32nm High-K Metal Gate Offering (Jun 11, 2010)
- Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM (Jan 11, 2010)
- GLOBALFOUNDRIES Selects Mentor Graphics Calibre Platform for Computational Lithography and DFM Enablement (Oct 16, 2009)
- Mentor Graphics and Applied Materials Deploy OASIS.MASK Open Data Standard for Higher Efficiency Mask Manufacturing (Sep 14, 2009)
- Mentor Graphics Eldo Simulator used by STMicroelectronics to Characterize 32nm Cell Libraries (Mar 5, 2009)
- Mentor Graphics Olympus P&R and Calibre Verification Platforms Qualified for 32nm IC Designs at STMicroelectronics (Mar 2, 2009)
- Selete Selects Mentor Graphics Calibre nm Platform for EUV Flare Compensation (Feb 27, 2009)