Experimental Result and Simulation Analysis for the use of Pixelated Illumination from Source Mask Optimization for 22nm Logic Lithography Process
White Paper
ABSTRACT
We demonstrate experimentally for the first time the feasibility of applying SMO technology using pixelated illumination. Wafer images of SRAM contact holes were obtained to confirm the feasibility of using SMO for 22nm node lithography. There are still challenges in other areas of SMO integration such as mask build, mask inspection and repair, process modeling, full chip design issues and pixelated illumination, which is the emphasis in this paper.
Related Resources
Deployment of OASIS.MASK (P44) as Direct Input for...
White PaperDeployment of OASIS.MASK (P44) as Direct Input for Mask Inspection of Advanced Photomasks
With each new process technology node, chip designs increase in complexity and size, leading to a steady increase in data volumes. As a result, mask data prep flows require more computing resources to maintain...
Compute Resource Management and Tat Control in Mask...
White PaperCompute Resource Management and Tat Control in Mask Data Preparation
With each new process technology node chip designs increase in complexity and size, and mask data prep flows require more compute resources to maintain the desired turn around time (TAT). This paper will...
The prospects for hierarchical data processing with...
White PaperThe prospects for hierarchical data processing with growing complexity of the post-tapeout flow
The drive of the semiconductor industry towards smaller and smaller features sizes requires more sophisticated correction methods to guarantee the final tolerances for the etched features in both wafer...