Pixel-based SRAF Implementation for 32nm Lithography Process
White Paper
ABSTRACT
A Pixel-based sub-resolution assist feature (SRAF) insertion technique has been considered as one of the promising solutions by maximizing the common process window. However, process window improvement of the pixel-based SRAF technique is limited by the simplification of SRAFs for mask manufacturability. Mask simplification and mask rule check (MRC) constraints parameters for pixel-based SRAF technique are the critical factors for mask production without a big loss of its benefit. In this study, correlation of MRC control was analyzed in terms of the robustness to process variation for a contact layer of 32nm device node. An optimum condition of MRC constraints was selected by balancing the process window and mask manufacturability. In addition, a novel and practical methodology for 32nm device node development was proposed to keep the mask complexity low and to take full advantage of process window improvement using pixel-base SRAF insertion.
Related Resources
Patterning Process Models Presentation
White PaperPatterning Process Models Presentation
This presentation reviews the steady improvement in the predictive power and runtime performance of the patterning models used in full chip simulation tools down to 14 nm node, as well as the factors that...
Model-Based Double-Dipole Lithography for Sub-30-nm Node Device
As the optical lithography advances into the sub-30nm technology node, the various candidates of lithography have been discussed. Double dipole lithography (DDL) has been a primary lithography candidate...
TAGS: DO-254
Effect of SRAF Placement on Process Window for Technology Nodes that Uses Variable Etch Bias
As technology advances to 45 nm node and below, the induced effects of etch process have an increasing contribution to the device critical dimension error budget. Traditionally, original design target shapes...