Sign In
Forgot Password?
Sign In | | Create Account

DFM for Non-PhDs

I got a kick out of Rohan’s comment on my previous blog (How do you define DFM?).  It is too easy to assume that anyone knows what you are talking about when you say DFM.  Just because everyone has been talking about it doesn’t mean any of them know what they are talking about.

You could probably infer from my approach to the previous blog that my background is primarily on the manufacturing side. I was responsible for yield and reliability improvement in the wafer fab. We measured yield and reliability by counting the difference between the total number of die (chips) that we started at the beginning of the manufacturing process vs the number of die that passed a series of electrical and physical tests at the end of the process. You can measure this as a percentage, but this is misleading because different designs have different die sizes which builds in a bias towards large die sizes yielding lower. It is simply a matter that big die have more surface area and circuit content so they have a higher chance of getting impacted by any particular issue than a small die.  Because of this issue, a metric called Defect Density (Dd or D0) is used to normalize yield across different die sizes. The chart below shows the expected yield by die size for a specified Dd. For a given die size you can predict the percent yield assuming a exposure to a constant fab defect rate.

Percent Yield vs Die Size for a Specified Defect Density

Percent Yield vs Die Size for a Specified Defect Density

This Dd provides a very simple single measurement to track yield across product lines. It also provides a convenient hammer for management to beat you with:) However, making the numbers get better is a whole different ball game. With hundreds of process steps from beginning to end, it is like chasing cats trying to tune out and control all the variation. That is why we were so focused on measuring data at every step along the way.

The thing that ultimately led to my transition into EDA was that we began to notice that some designs didn’t follow this curve. In the following chart you can see some of the data from my previous life in which we plotted a wide assortment of our designs on this curve. Each point on the chart represents the yield for a given “lot” of wafers (25 wafers) run through the fab.

Actual Yields vs Plan Yield for 12 products on the same process at the same time

Actual Yields vs Plan Yield for 12 products on the same process at the same time

You can see in the chart that products 1,2 & 3 have very similar die sizes but dramatically different average yields compared to each other even though they were running on the same process in the same fab at the same time. They yield consistently but differently. Clearly, something was fundamentally different between them that make product 3 much more sensitive to the fab issues than product 2. Also note product 7. It yielded very inconsistently from lot to lot. In other words, slight variation differences from one process run to the next would have dramatic effects on its yield. You can’t blame these problems on the fab because they all got the same process and the other products fit the curve as they should.

The take away for the non-PhD is that design can make a difference on yield and just passing DRC, LVS & timing does not account for this difference . The trick is figuring out what variations in design lead to these variations and determining ways of eliminating these variations. The process, tools and methods for doing this are DFM. In my next blogs I will discuss how this manifest itself in reliability problems as well and the various types of design variations that cause these issues.

IC Design, IC Verification, Design Quality, Reliability, Design for Manufacturing

More Blog Posts

About David Abercrombie

David AbercrombieI am the Advanced Physical Verification Methodology Program Manager at Mentor Graphics in Wilsonville, Oregon. For the last five years at Mentor I have been driving the roadmap for developing EDA tools to solve the growing issues in design to process interactions (DFM) that are creating ever increasing yield problems in advanced semiconductor manufacturing. For the previous 15 years I drove yield enhancement programs in Semiconductor manufacturing at LSI Logic, Motorola, Harris and General Electric. I also led software development teams in delivering yield enhancement and data mining solutions to semiconductor manufacturing. I hope you will read my publications and patents on semiconductor processing, yield enhancement and EDA verification solutions. I received my BSEE from Clemson University in 1987 and my MSEE from North Carolina State University in 1988. I love to play the guitar, explore the great outdoors, and watch a great science fiction show. Visit David Abercrombie’s Blog

More Posts by David Abercrombie

Comments 2

Post a Comment
At Intel we used these ISO defect curves to help us in designing new generations of memory chips. I'm not surprised that different chips at the same die size have radically different yields. In DRAMS we used self-timed circuitry and very long bit lines, however my coworkers in the microprocessor group used neither of these design styles and therefore their chips yielded better than my memory chips. We had one set of ISO curves for memory, and another set of ISO curves for microprocessor.

Daniel Payne
1:03 AM Jun 13, 2009

Daniel, You are correct about taking type of design content into account. In regards to memories the type and amount of redundancy needs to be considered as well. Not all memories are the same. One aspect of DFM is selecting the amount and type of redundancy in memory design. The yields in these charts were adjusted for most of these intentional design differences. The current focus of DFM is mostly on the variability that remains after after intentional design choices are considered which are caused by unexpected or unplanned interactions with design features. However, I think it would not be surprising to find that in many companies the practice of adjusting yield expectations based on design content like memory is not in place. I am often amazed how "behind" some companies are in regards to the use of modern yield prediction and DFM methodologies and tools. Thanks for your feedback!

David Abercrombie
1:42 AM Jun 13, 2009

Add Your Comment

Please complete the following information to comment or sign in.

(Your email will not be published)


Online Chat