IBM Addresses Leakage
IBM Addresses Leakage
In case you missed the webinar by Jim Culp on November 3rd, I wanted to give you an opportunity to see what you missed. Jim is a Senior Engineer in IBM’s Advanced Physical Design and Technology Integration team. He is leading a team in the development of Parametric DFM and the mitigation of Circuit Limited Yield (CLY). During the webinar he discussed how CLY is becoming the leading contributor to yield loss in advanced technology nodes.
One of his areas of focus has been static chip leakage. He showed how the static leakage has become a significant if not dominant contributor to total leakage. Estimating chip leakage during design has historically been a “back of the envelop” calculation using some form of device count, maybe L&W counts and a bit of excel magic. Jim asserts that this is no longer sufficient to protect against a profit impacting “surprise” when the chip hits production. He was determined to find a better way.
Preparing RecommendationsJim had attended a presentation I gave a long time ago on equation-based DRC and how we were trying to add functionality to the traditional DRC language to enable a new approach to checking. He quickly grasped that this capability might give him the tools he needed to attack this leakage prediction problem. He developed empirical equations to model the various components of device leakage, calibrated them using the SPICE decks from the fab and coded them in Calibre nmDRC.
Not only did he get better prediction accuracy, but he was able to get much improved visualization and drill down into the contributions and prioritization of the gates with them most problem. They use the tool in a complete flow to identify problem designs early, validate results as the chips move through production and improve the model over time by localizing discrepancies between the model vs actual and improve the equations.
Unfortunately, we were not able to record the webinar, but Jim has been gracious enough to allow us to make the slides available for you to see. Here is a link to them: slides. I hope that you find them as intriguing and inspiring as I did.
More Blog Posts
Preparing RecommendationsRecent Posts
- Battle of Fins and BOXes
- TSMC 28nm yield (SemiWiki)
- DAC 2011 is upon us!
- Mentor Graphics User to User (U2U)
- Gate Oxide Breakdown Failures Highlight Industry Need for New Electrical Rule Checking Tools
- Dawn at the OASIS
- Layout Density and the Analog Cell
- Effects of Inception
- On-line session covering the DAC presentation for Calibre xACT 3D
- You can't give stuff away fast enough
Comments
No one has commented yet on this post. Be the first to comment below.
Add Your Comment
Please complete the following information to comment or sign in.