Sign In
Forgot Password?
Sign In | | Create Account

Routing Closure Challenges at 28nm and Below

DRC- and DFM-clean designs can still have hundreds to thousands of violations that must be debugged and corrected. How? Why? Mismatches between a router’s simplified tech file and the complete (and complex) signoff design rule decks at advanced nodes are generating significant numbers of DRC/DFM errors that can wreak havoc on your tapeout schedules. In particular, we’re seeing greater visibility of signal net issues and pre-route problems. To understand why, check out this article by Jean-Marie Brunet on Semiconductor Engineering.

tech file, tapeout, DRC, Design Rule Checking, P&R, signoff, IC Design, IC Verification

More Blog Posts

About Shelly Stalnaker

Shelly StalnakerI believe in the well-written sentence, the eye-catching title, and the satisfaction of hearing someone say, “Now I get it.” I believe there ought to be a constitutional amendment outlawing the use of the passive tense in technical writing. I believe a writer can explain and entertain at the same time, and I believe that everyone, even in the business world, has a story to tell. Visit Foundry Solutions

More Posts by Shelly Stalnaker

Comments

No one has commented yet on this post. Be the first to comment below.

Add Your Comment

Please complete the following information to comment or sign in.

(Your email will not be published)

Archives

 
Online Chat