IC Design Resources
Related Solutions
IC Design Blog
Posts tagged with 'Electromagnetic Simulation'
Recent Posts
- Battle of Fins and BOXes
- TSMC 28nm yield (SemiWiki)
- DAC 2011 is upon us!
- Mentor Graphics User to User (U2U)
- Gate Oxide Breakdown Failures Highlight Industry Need for New Electrical Rule Checking Tools
- Dawn at the OASIS
- Layout Density and the Analog Cell
- Effects of Inception
- On-line session covering the DAC presentation for Calibre xACT 3D
- You can't give stuff away fast enough
Archives
- December, 2012
- March, 2012
- May, 2011
- April, 2011
- February, 2011
- January, 2011
- November, 2010
- August, 2010
- June, 2010
- May, 2010
- April, 2010
- March, 2010
- February, 2010
- January, 2010
- December, 2009
- November, 2009
- October, 2009
- September, 2009
- August, 2009
- July, 2009
- June, 2009
- "Waive" of the Future?
- How do you debug LVS?
- DFM for Non-PhD's: Part 2 - Reliability
- Mixed-Signal SoC Verification
- Process Variation: The Use of In-Die Variation
- DFM for Non-PhDs
- Calibre Everywhere -- the customer value of universal integration
- So, why not just write better rules?
- To be the man, you've gotta beat the man!
- Power in need, Power indeed
- May, 2009
Tags
- Physical Verification (20)
- DRC (18)
- Calibre (17)
- IC Design (14)
- Design for Manufacturing (10)
- Design Quality (9)
- IC Verification (8)
- Yield (7)
- DAC (7)
- Design Rule Checking (6)
- Design Rules (6)
- LVS (5)
- Fabless (4)
- Foundries (4)
- Fab-lite (4)
- PV (4)
- Reliability (4)
- IC (3)
- Foundry (3)
- Equation-Based DRC (3)
- 45nm (3)
- Sign-off (3)
- eqDRC (3)
- Low Power (3)
- SoC (3)
- SVRF (2)
- UPF (2)
- CAA (2)
- Quality (2)
- Productivity (2)
- PERC (2)
- Waiver (2)
- IDM (2)
- GDSII (2)
- Adoption (2)
- Leakage (2)
- Verilog (1)
- OASIS (1)
- Parasitic Extraction (1)
- layout (1)
- Translators (1)
- nmLVS (1)
- PCELLs (1)
- MugFET (1)
- Ric Flair (1)
- TVF (1)
- Pattern Matching (1)
- Calibre_LVS (1)
- earthquake (1)
- dual gate (1)
- Runtime (1)
- OpenAccess (1)
- Physical Verificaiton (1)
- Hierarchical_LVS (1)
- Multi-Voltage (1)
- fin grid (1)
- Performance (1)
- Constraints (1)
- Tezzaron (1)
- RVE (1)
- Always on Buffers (1)
- Scoring (1)
- Mentor Graphics (1)
- Level Shifter (1)
- IP (1)
- SiP (1)
- TSMC (1)
- In-Die Variation (1)
- Economy (1)
- Improvability (1)
- Verification (1)
- always-on (1)
- RET (1)
- Calibre xACT 3D (1)
- thin oxide (1)
- Multi-Voltage Flow (1)
- diffusion of innovation (1)
- Mixed-Signal (1)
- density (1)
- SRAM (1)
- Netlist (1)
- full depleted SOI (1)
- Waivers (1)
- Syntax (1)
- Redundancy (1)
- SPICE (1)
- GF (1)
- Tri-gate (1)
- EDA Ssoftware Support (1)
- Interoperability (1)
- Mentor (1)
- Hierarchical LVS (1)
- FD-SOI (1)
- Scaling (1)
- Quartz (1)
- Debugging (1)
- Power Switches (1)
- FinFET (1)
- Support (1)
- Interfaces (1)
- Deepchip (1)
- ESD (1)
- Direct Read (1)
- Isolation Cells (1)
- EDA Roadmap (1)
- 28nm (1)
- Calibre xRC (1)
- Native Read (1)
- MTCMOS (1)
- TSV (1)
- Tax (1)
- OPC (1)
- Process Variation (1)
- ERC (1)
- Donut Domains (1)
- tape-out (1)
- field solver (1)
- analog (1)