Calibre Solutions for Advanced DRC Web Seminar

Web Seminar
View All Events

There are currently no dates scheduled for this event. However a recording of a previous session is available as an on-demand web seminar.

View This On-Demand Web Seminar Now

Overview

This three part web seminar will address the latest Calibre solutions for advanced verification:

Part 1: eqDRC – Solutions for Advanced Layout Checking

With the addition of Equation Based DRC (eqDRC), Calibre nmDRC now offers a new approach to defining and implementing complex DRC checks. In addition to simplifying existing checks and enabling checks that could not otherwise be done, Calibre eqDRC provides a generalized modeling environment.

Part 2: gridDRC - Solutions for Restrictive Design Rules

To ensure the manufacturability and performance of chips at 22 nm, many foundries are implementing restrictive design rules (RDR)—limiting the type and placement of features used in designs. Extensive use of pitch and complex grid constructs introduce new physical verification challenges for this type of methodology.

Part 3: PERC – Solutions for Advanced ERC, ESD, and Multi Power Domain Checking

ESD, advanced ERC, and multiple power domains are top issues on a long list of complex new geometrical and electrical verification requirements. Calibre PERC was developed to address these reliability challenges that arise during the circuit and electrical verification process.

What You Will Learn

  • How eqDRC enables simple specification of difficult checks, providing greater accuracy and design area reduction
  • How eqDRC can improve yield and reliability issues by accurately modeling complex failure mechanisms
  • New methods for implementing Restrictive Design Rule checks How to resolve the debug challenges associated with advanced equation based and restrictive design rules
  • How Calibre PERC combines the schematic level topology recognition with geometric checks to enable customized ERC checks including ESD and multiple power domains

PLUS you’ll also have the opportunity to ask your own questions in an exclusive live Q&A session

About the Presenter

Presenter Image David Abercrombie

David Abercrombie is the Advanced Physical Verification Methodology Program Manager at Mentor Graphics in Wilsonville, Oregon. For the last four years at Mentor he has been driving the roadmap for developing EDA tools to solve the growing issues in design to process interactions (DFM) that are creating ever increasing yield problems in advanced semiconductor manufacturing. Previously, he has 15 years of experience driving yield enhancement programs in Semiconductor manufacturing at LSI Logic, Motorola, Harris and General Electric. He has also led software development teams in delivering yield enhancement and data mining solutions to semiconductor manufacturing. He is extensively published in papers and patents on semiconductor processing and yield enhancement. He received his BSEE from Clemson University in 1987 and his MSEE from North Carolina State University in 1988.

Who Should Attend

  • Design Verification Engineers and Managers
  • CAD Engineers and Managers
  • Design Rule Definers and Writers
  • Anyone working in the physical verification area of design

Products Covered

Technical Instructions

Technical Requirements

What do I need to watch and hear this web seminar?

Mentor Graphics’ web seminars are delivered using Adobe Connect. To watch the seminar all you need to have installed is the Adobe Flash Player, version 8 or later on Windows, Macintosh, Linux, and Solaris. The Flash Player is already installed on over 98% of internet connected computers worldwide so you will not have to install any software prior to attending the meeting. You will be able to login to the seminar room 15 minutes prior to the start time on the day of the presentation. You can hear the audio using your computer’s speakers via VoIP (Voice over IP) and background music will play prior to the beginning of the presentation.

Detailed system requirements

Microsoft® Windows Vista® Home Basic, Home Premium, Ultimate, Business, or Enterprise (32-bit edition)

  • Microsoft Internet Explorer 7 or later
  • Mozilla Firefox 2
  • Adobe Flash® Player 8 or later

Microsoft Windows® XP Professional or Home Edition with Service Pack 2

  • Microsoft Internet Explorer 6, 7
  • Mozilla Firefox 1.x, 2.x
  • Mozilla 1.x or later
  • Netscape 7.x
  • Adobe Flash Player 8 or later

Microsoft Windows 2000 with Service Pack 4

  • Microsoft Internet Explorer 5.x
  • Mozilla Firefox 1.x, 2.x
  • Mozilla 1.x
  • Netscape 8
  • Adobe Flash Player 8 or later

Windows hardware requirements

  • Intel® Pentium® II 450MHz or faster processor or equivalent (1GHz recommended when screen sharing)
  • 128MB of RAM

Mac OS X v10.4, 10.5 (Intel)

  • Firefox 1.5.0.3, 2.x
  • Safari 2.x
  • Adobe Flash Player 8 or later

Mac OS X v10.4 (PowerPC®)

  • Safari 1.x, 2.x
  • Firefox 1.x
  • Mozilla 1.x
  • Netscape 7.x or later
  • Adobe Flash Player 8 or later

Mac OS hardware requirements

  • PowerPC G3 500MHz or faster or Intel Core™ Duo 1.83GHz or faster processor
  • 128MB of RAM

Linux:

  • Red Hat® Enterprise Linux® (REHL) 3 update 8; RHEL 4 update 4 (AS/ES/WS); Novell SUSE® 9.x or 10.1
  • Mozilla Firefox 1.5.0.7, 2.x
  • Mozilla 1.7.x
  • SeaMonkey 1.0.5
  • Processor: Modern processor 800MHz or faster (1GHz recommended)
  • Memory: 512MB of RAM; 128MB of graphics memory
  • Adobe Flash Player 9 or later

Solaris™

  • Mozilla 1.7
  • Adobe Flash Player 9 or later

Additional requirements

  • Minimum bandwidth 56Kbps

More Events

ADMS: Mixed-Signal SoC Design and Verification Workshop

  • ADMS: Mixed-Signal SoC Design and Verification Workshophttp://www.mentor.com/products/ic_nanometer_design/events/adms_mixed_signal_workshop May 30, 2012 : Austin, TX
  • ADMS: Mixed-Signal SoC Design and Verification Workshophttp://www.mentor.com/products/ic_nanometer_design/events/adms_mixed_signal_workshop Aug 7, 2012 : Fremont, CA
  • ADMS: Mixed-Signal SoC Design and Verification Workshophttp://www.mentor.com/products/ic_nanometer_design/events/adms_mixed_signal_workshop Nov 8, 2012 : Fremont, CA
  • View Details

Maximizing Productivity in Advanced SoC and Custom Design Flows with Calibre Integrations

  • Maximizing Productivity in Advanced SoC and Custom Design Flows with Calibre Integrationshttp://www.mentor.com/products/ic_nanometer_design/events/maximizing-productivity-in-advanced-soc-and-custom-design-flows-with-calibre-integrations Jun 5, 2012 : DAC Luncheon
  • View Details

Maximizing Productivity in Advanced SoC and Custom Design Flows with Calibre Integrations

  • Maximizing Productivity in Advanced SoC and Custom Design Flows with Calibre Integrationshttp://www.mentor.com/events/design-automation-conference/networking/maximizing-productivity-in-advanced-soc-and-custom-design-flows-with-calibre-integrations Jun 5, 2012 : DAC Luncheon
  • View Details

Mixed-Signal Design Capture and Simulation within Mentor's Custom-IC Flow Workshop

  • Mixed-Signal Design Capture and Simulation within Mentor's Custom-IC Flow Workshophttp://www.mentor.com/products/ic_nanometer_design/events/ic_flow_workshop Jun 19, 2012 : Fremont, CA
  • Mixed-Signal Design Capture and Simulation within Mentor's Custom-IC Flow Workshophttp://www.mentor.com/products/ic_nanometer_design/events/ic_flow_workshop Aug 23, 2012 : Fremont, CA
  • View Details

Calibre Design-to-Silicon Platform Workshop

  • Calibre Design-to-Silicon Platform Workshophttp://www.mentor.com/products/ic_nanometer_design/events/calibre_physical_verification_workshop Jun 21, 2012 : Fremont, CA
  • Calibre Design-to-Silicon Platform Workshophttp://www.mentor.com/products/ic_nanometer_design/events/calibre_physical_verification_workshop Jul 19, 2012 : Fremont, CA
  • View Details