Curing Reliability Issues at the IC Design Stage
On-demand Web Seminar
This presentation offers an introduction to these problems and explains how advanced EDA tools can help in this area.
Starting from 90nm processes, the degradation effects due to Negative Bias Temperature Instability (NBTI) and Hot Carriers Injection (HCI) are a major reliability threat that can no longer be ignored. These wearing effects make the lifetime of ICs comparable to the expected product lifetime in the field.
Even worse, HCI and NBTI are mechanisms whose actual effect very much depends on the design itself. The circuit architecture, the chosen geometries and most importantly, the actual stimuli applied to the circuit during operation, strongly determine the magnitude and the speed of degradation. This dependence to the design itself explains why lots of IC design companies want to be able to integrate the reliability prediction capability in the design cycle itself. Thus a tight and transparent integration of the reliability simulation tool inside the reference circuit simulation tools is an attractive solution.
What You Will Learn
- How to model accurately IC degradation and failure mechanisms due to Negative Bias Temperature Instability (NBTI) and Hot Carrier (HC) effects
- How such reliability models can be fully integrated in the design flow to help optimizing the circuit lifetime
About the Presenter
Marius is a Product Specialist for Analogue and Mixed Signal solutions. His responsibilities include supporting major customers in the area of RF and analog-mixed signal design and verification, across Europe. He brings over 20 years of experience in design and EDA.
Prior to joining Mentor Graphics, Marius worked with Anacad Design systems in Germany in the areas of analogue behavioral modeling, design optimization and design centering and at IIRUC in Romania, in the HW test laboratory.
Marius hold a Master of Electronics and Telecommunications from the Polytechnical Institute Timisoara, Romania.
Who Should View
- IC designers concerned with long-term reliability issues due to NBTI and HCI degradation effects
- Project managers who want to make sure fabricated ICs will not start failing after a few years, months or... weeks of operation
Using Questa ADMS in a Mixed Signal OVM Environment
Micron was able to realize a mixed-signal gray-box verification environment using OVM and the Questa® ADMS and ADiT™ simulators. Because Questa ADMS provides a robust environment that supports...
Martin Vlach at DAC 2012
Interview with Mentor Graphics' Martin Vlach at DAC 2012.
Experience with OVM-Based Mixed-Signal Verification of the Impedance Calibration Block for a DDR Interface
Microsemi qualified a structured approach to mixed-signal SoC verification using Questa ADMS, systematic pre-planning, and the OVM.