Reducing Physical Verification Cycle Times with Debug Innovation
On-demand Web Seminar
This installment in the Physical Verification live web seminar series will address the complexity of debugging physical verification results and new, automated methods to simplify the process.
With the increased complexity in physical verification rules and the improvements in runtimes with Calibre, the debugging of physical verification results is becoming a bottleneck in the verification cycle. Calibre continues to work to address the entire verification cycle from run time through debug by enabling significant improvements in the flow.
To address the debug burden a series of new features have been developed. These additions add automation to the debug flow, allowing design teams to significantly reduce their physical verification cycle turn around times.
Duration: 1 hour
What You Will Learn
- How to utilize new Calibre physical verification features to add automation to the debug flow and reduce cycle times.
- Calibre DRC
- Calibre eqDRC
- Calibre LVS
- Calibre RVE
About the Presenter
John Ferguson is the Lead Technical Marketing Engineer for the Calibre product line at Mentor Graphics in Wilsonville, Oregon. He received a BS degree in Physics from McGill University in 1991, an MS in Applied Physics from the University of Massachusetts in 1993, and a PhD in Electrical Engineering from the Oregon Graduate Institute of Science and Technology in 2000. He has worked extensively in the area of physical design verification.
Who Should View
- Design Verification Engineers and Managers
- CAD Engineers and Managers
- Design Rule Definers and Writers
- Anyone working in the PV area of design
How to link multiple windows for panning and zooming in Calibre DESIGNrev
It is easier to visualize the differences between layout databases by having each database open in different windows and compare those side by side. DESIGNrev can help you to synchronize multiple windows,...
Pattern Matching: Blueprints for Further Success
Design patterns have a wide variety of applications in the design, verification and test flows of IC development. From significantly reducing rule deck complexity to simplifying the task of avoiding known...
How to record and exchange chip viewing locations for group chip review in DESIGNrev
This video shows user how to us clip function in DESIGNrev to record and share review locations between coworkers.