Mentor Graphics and Freescale Expand Collaboration to Improve Manufacturing and Testing of Nanometer Technologies
WILSONVILLE, Ore., January 27, 2009 - Mentor Graphics Corporation (NASDAQ: MENT) announced today it will supply Freescale Semiconductor (NYSE:FSL, FSL.B) with select electronic design automation (EDA) technologies designed to enhance the manufacturability and testability of semiconductors.
The arrangement includes tools in the areas of design for test (DFT), field programmable gate arrays (FPGA), physical verification and analysis, advanced resolution enhancement technologies (RET), and pre- and post-tapeout design for fabrication and manufacturability (DFM). The new technologies will help expand on the work of an existing collaboration between Freescale and Mentor for developing design flows and methods to improve test and manufacturing capability.
"Freescale continues to invest significant resources to provide leading-edge capability throughout the design process," said Gregg Bartlett, Vice President of Design Technology at Freescale. "Mentor's solutions fit well into Freescale's DFM flow, helping us ensure that products have a high degree of manufacturability."
"Mentor is extremely pleased to continue its collaboration with Freescale," said Wally Rhines, CEO of Mentor Graphics. "We will work closely with them on our common goal of achieving breakthroughs in semiconductor technologies."
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,450 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
(Mentor Graphics is a registered trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners).
For more information, please contact:
Gene Forte
Mentor Graphics
503.685.1993
gene_forte@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
IC Nanometer Design Press Releases
- Mentor Graphics Pyxis Platform and PDK Automation Process Adopted by MagnaChip Semiconductor (May 14, 2013)
- Mentor Graphics Deep Submicron Division Launches the Kronos Cell Characterization and Analysis Platform (Feb 27, 2013)
- Mentor Graphics Announces Comprehensive Design Enablement Platform for Samsung’s 14nm IC Manufacturing Process (Dec 21, 2012)
- Mentor Graphics Pyxis Platform Applauded by HP (Dec 19, 2012)
- Mentor Graphics Announces that ON Semiconductor Completed Multiple Successful Tapeouts Using Pyxis Custom Router (Nov 8, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)
- TSMC Presents Two Partner of the Year Awards to Mentor Graphics for 20nm and 3D IC Design Flows (Oct 16, 2012)
- Mentor Graphics Provides Design, Verification and Test Solutions for TSMC’s 20nm Design Infrastructure (Oct 15, 2012)
- Mentor Graphics Provides Design, Verification, Thermal and Test Solutions for TSMC’s CoWoS Reference Flow (Oct 15, 2012)
- Mentor Graphics Calibre LFD Signoff Litho Checking Tool Certified for TSMC 20nm Process (Sep 12, 2012)