Mentor Graphics to Deliver Select EDA Technologies To Freescale Semiconductor
WILSONVILLE, Ore., August 14, 2006 - Mentor Graphics Corporation (Nasdaq: MENT) will supply Freescale Semiconductor (NYSE:FSL, FSL.B) with select EDA technologies designed to enhance the manufacturability and testability of semiconductors.
Mentor plans to provide EDA tools in several focused areas of the nanometer chip design flow. The plan includes tools in the areas of Design for Test (DFT), physical verification and analysis, advanced Resolution Enhancement Technologies (RET) and post-tapeout Design for Manufacturing (DFM). The new arrangement expands on an existing collaboration in areas where Freescale and Mentor can develop methods to improve test and manufacturing capability.
"In the emerging area of DFM, Freescale continues to invest significantly in order to provide DFM capability at every phase of the chip design process - from Architecture phase to Mask Preparation phase," said Ross Hirschi, Director of Methodologies and Flow Development at Freescale. "This helps to ensure that our chips are manufacturable by design. Mentor's solutions fit well in specific areas of Freescale's comprehensive DFM flow."
"Mentor is extremely pleased to enter into this agreement with Freescale, and will work closely with them on our common goal of achieving breakthroughs in semiconductor technologies." said Wally Rhines, Chief Executive Officer of Mentor Graphics Corporation.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $725 million and employs approximately 4,050 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics is a registered trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
IC Nanometer Design Press Releases
- Mentor Graphics Pyxis Platform and PDK Automation Process Adopted by MagnaChip Semiconductor (May 14, 2013)
- Mentor Graphics Deep Submicron Division Launches the Kronos Cell Characterization and Analysis Platform (Feb 27, 2013)
- Mentor Graphics Announces Comprehensive Design Enablement Platform for Samsung’s 14nm IC Manufacturing Process (Dec 21, 2012)
- Mentor Graphics Pyxis Platform Applauded by HP (Dec 19, 2012)
- Mentor Graphics Announces that ON Semiconductor Completed Multiple Successful Tapeouts Using Pyxis Custom Router (Nov 8, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)
- TSMC Presents Two Partner of the Year Awards to Mentor Graphics for 20nm and 3D IC Design Flows (Oct 16, 2012)
- Mentor Graphics Provides Design, Verification and Test Solutions for TSMC’s 20nm Design Infrastructure (Oct 15, 2012)
- Mentor Graphics Provides Design, Verification, Thermal and Test Solutions for TSMC’s CoWoS Reference Flow (Oct 15, 2012)
- Mentor Graphics Calibre LFD Signoff Litho Checking Tool Certified for TSMC 20nm Process (Sep 12, 2012)