Mentor Graphics Eldo Adopted by TSMC for Cell Library Characterization of 40 Nanometer Technology Node
WILSONVILLE, Ore., August 12, 2008 - Mentor Graphics Corporation (Nasdaq: MENT) today announced that Taiwan Semiconductor Manufacturing Company Ltd. (TSMC) has selected Mentor’s Eldo® analog simulation tool to characterize cells in its 40 nanometer (nm) standard cell libraries.
“TSMC is committed to offering high quality, silicon-proven standard cell libraries to enable customers to design at 40nm technologies,” said ST Juang, senior director of design infrastructure marketing division, TSMC. “By adopting Eldo as our characterization SPICE engine, we are confident that we can deliver to this commitment.”
Advanced process technologies require that more process corners be characterized for each cell to accurately represent the process variation and physical effects on the design. More cell variants are also needed to accommodate different design considerations, such as cells for low power and cells for high speed. These advanced process technology requirements result in increased run time that must be mitigated by high performance SPICE simulation for library characterization.
“TSMC is the technology leader in advanced process technology so clearly Eldo’s role as TSMC’s simulator for 40nm standard cell characterization is an important one,” said Jue-Hsien Chern, vice president and general manager, Deep Submicron Division at Mentor.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $850 million and employs approximately 4,200 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics and Eldo are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
IC Nanometer Design Press Releases
- Mentor DFM Analysis Service Delivers Calibre Litho Checks for TSMC 40nm and 28nm Customers (May 24, 2012)
- TowerJazz Finds a Unique Solution for Advanced ESD and Power Domain Checking in Calibre PERC (May 22, 2012)
- SMIC Employs Mentor Graphics Calibre PERC for Reliability Verification of Multi-Power Domain SoCs (May 22, 2012)
- GLOBALFOUNDRIES Improves IC Reliability with Customized Circuit Checks Using Mentor Graphics Calibre PERC (May 22, 2012)
- Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield (Mar 8, 2012)
- Samsung DFM Ready for 20 nm Based on Mentor Graphics Calibre Platform (Mar 1, 2012)
- Fujitsu Semiconductor Expands Use of Calibre for Advanced IC Physical Verification and Design for Manufacturing (Jan 23, 2012)
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- Mentor Graphics and TSMC Address Advanced Node Fill Requirements Using Calibre SmartFill (Sep 14, 2011)