Mentor Graphics’ Olympus-SoC Place-and-Route System Wins 2009 DesignVision Award
WILSONVILLE, Ore., February 13, 2009 – Mentor Graphics Corporation (NASDAQ: MENT) today announced that the company’s Olympus-SoC™ place-and-route system has won the 2009 DesignVision Award in the IC Design Tools category, presented last week at DesignCon 2009. The DesignVision Awards program celebrates the premier design tools and products judged to be the most unique and beneficial to the semiconductor industry. The winners were chosen by members of the DesignCon 2009 Technical Program Committee, who are experts from the semiconductor and electronic design engineering community (see www.designcon.com/2009/).
”We’re happy that the DesignCon organization has recognized the Olympus-SoC system as an innovative step forward in place-and-route,” said Pravin Madhani, general manager of Mentor’s place-and-route group. “At 45 nm and beyond, tough challenges in physical design of SoCs require a new approach to place-and-route architecture. We anticipated these when we designed the Olympus-SoC product and feel we definitely have a unique solution that addresses our customers’ biggest P&R issues.”
Last October, Mentor announced the Olympus-SoC Parallel Timing Analysis and Optimization technology, making Olympus-SoC the only place-and-route system providing true concurrent multi-corner multi-mode optimization with a fully parallelized core timing engine. This enables the Olympus product to scale effectively on multicore and multiprocessor computing platforms. Parallel Timing Analysis and Optimization enables Olympus-SoC to maintain fast turnaround times for rapid closure of new IC designs with upwards of 100 million gates and a large number of modes and corners.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,450 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
(Mentor Graphics is a registered trademark and Olympus-SoC is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners).
For more information, please contact:
Gene Forte
Mentor Graphics
503.685.1993
gene_forte@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
IC Nanometer Design Press Releases
- Mentor Graphics Pyxis Platform and PDK Automation Process Adopted by MagnaChip Semiconductor (May 14, 2013)
- Mentor Graphics Deep Submicron Division Launches the Kronos Cell Characterization and Analysis Platform (Feb 27, 2013)
- Mentor Graphics Announces Comprehensive Design Enablement Platform for Samsung’s 14nm IC Manufacturing Process (Dec 21, 2012)
- Mentor Graphics Pyxis Platform Applauded by HP (Dec 19, 2012)
- Mentor Graphics Announces that ON Semiconductor Completed Multiple Successful Tapeouts Using Pyxis Custom Router (Nov 8, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)
- TSMC Presents Two Partner of the Year Awards to Mentor Graphics for 20nm and 3D IC Design Flows (Oct 16, 2012)
- Mentor Graphics Provides Design, Verification and Test Solutions for TSMC’s 20nm Design Infrastructure (Oct 15, 2012)
- Mentor Graphics Provides Design, Verification, Thermal and Test Solutions for TSMC’s CoWoS Reference Flow (Oct 15, 2012)
- Mentor Graphics Calibre LFD Signoff Litho Checking Tool Certified for TSMC 20nm Process (Sep 12, 2012)