TSMC Qualifies Mentor Graphics Calibre nmDRC on 65nm Process
WILSONVILLE, Ore., July 26, 2006 – Mentor Graphics Corporation (Nasdaq: MENT) today announced that Taiwan Semiconductor Manufacturing Company (TSMC), the world’s largest semiconductor manufacturer, has qualified Calibre{reg} nmDRC for TSMC’s 65 nanometer (nm) technology. Calibre nmDRC specifically addresses the complex issues of the most advanced TSMC processes. TSMC and Mentor Graphics have a long, successful relationship in developing advanced technologies that enable fabless companies to deliver new products to market.
“With Calibre nmDRC and Hyperscaling, the benefits are reduced run time, good accuracy and no additional hardware expenditures," said Edward Wan, senior director of design service marketing, TSMC. “TSMC saw run times reduced on even the largest designs.”
"TSMC continually leads the way in the evolution of semiconductor manufacturing, and is an industry leader in qualifying the latest technologies for production," said Joe Sawicki, vice president and general manager for the design-to-silicon division at Mentor Graphics. “In the nanometer era, with the increasing importance of conveying design for manufacturing information, our relationship with TSMC has allowed us to deliver unprecedented capabilities, embodied in Calibre nmDRC, enabling the continued success of the fabless designer.”
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $725 million and employs approximately 4,050 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics and Calibre are registered trademarks. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
IC Nanometer Design Press Releases
- Mentor Graphics Teams with OpSIS Foundries and Lumerical Solutions on PDK Development for IME Silicon Photonics Process (May 22, 2013)
- Mentor Graphics Pyxis Platform and PDK Automation Process Adopted by MagnaChip Semiconductor (May 14, 2013)
- Mentor Graphics Deep Submicron Division Launches the Kronos Cell Characterization and Analysis Platform (Feb 27, 2013)
- Mentor Graphics Announces Comprehensive Design Enablement Platform for Samsung’s 14nm IC Manufacturing Process (Dec 21, 2012)
- Mentor Graphics Pyxis Platform Applauded by HP (Dec 19, 2012)
- Mentor Graphics Announces that ON Semiconductor Completed Multiple Successful Tapeouts Using Pyxis Custom Router (Nov 8, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)
- TSMC Presents Two Partner of the Year Awards to Mentor Graphics for 20nm and 3D IC Design Flows (Oct 16, 2012)
- Mentor Graphics Provides Design, Verification and Test Solutions for TSMC’s 20nm Design Infrastructure (Oct 15, 2012)
- Mentor Graphics Provides Design, Verification, Thermal and Test Solutions for TSMC’s CoWoS Reference Flow (Oct 15, 2012)