TSMC Qualifies Mentor Graphics Calibre nmDRC on 65nm Process
WILSONVILLE, Ore., July 26, 2006 – Mentor Graphics Corporation (Nasdaq: MENT) today announced that Taiwan Semiconductor Manufacturing Company (TSMC), the world’s largest semiconductor manufacturer, has qualified Calibre{reg} nmDRC for TSMC’s 65 nanometer (nm) technology. Calibre nmDRC specifically addresses the complex issues of the most advanced TSMC processes. TSMC and Mentor Graphics have a long, successful relationship in developing advanced technologies that enable fabless companies to deliver new products to market.
“With Calibre nmDRC and Hyperscaling, the benefits are reduced run time, good accuracy and no additional hardware expenditures," said Edward Wan, senior director of design service marketing, TSMC. “TSMC saw run times reduced on even the largest designs.”
"TSMC continually leads the way in the evolution of semiconductor manufacturing, and is an industry leader in qualifying the latest technologies for production," said Joe Sawicki, vice president and general manager for the design-to-silicon division at Mentor Graphics. “In the nanometer era, with the increasing importance of conveying design for manufacturing information, our relationship with TSMC has allowed us to deliver unprecedented capabilities, embodied in Calibre nmDRC, enabling the continued success of the fabless designer.”
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $725 million and employs approximately 4,050 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics and Calibre are registered trademarks. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
IC Nanometer Design Press Releases
- Mentor DFM Analysis Service Delivers Calibre Litho Checks for TSMC 40nm and 28nm Customers (May 24, 2012)
- TowerJazz Finds a Unique Solution for Advanced ESD and Power Domain Checking in Calibre PERC (May 22, 2012)
- SMIC Employs Mentor Graphics Calibre PERC for Reliability Verification of Multi-Power Domain SoCs (May 22, 2012)
- GLOBALFOUNDRIES Improves IC Reliability with Customized Circuit Checks Using Mentor Graphics Calibre PERC (May 22, 2012)
- Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield (Mar 8, 2012)
- Samsung DFM Ready for 20 nm Based on Mentor Graphics Calibre Platform (Mar 1, 2012)
- Fujitsu Semiconductor Expands Use of Calibre for Advanced IC Physical Verification and Design for Manufacturing (Jan 23, 2012)
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- Mentor Graphics and TSMC Address Advanced Node Fill Requirements Using Calibre SmartFill (Sep 14, 2011)