Achieving Fast and Accurate Extraction of 3D-IC Layout Structures
White Paper
ABSTRACT
The electronics industry is devoting a lot of energy to exploring “More than Moore’s Law” approaches that drive continued value scaling through system integration, rather than (or in addition to) shrinking transistors. One of the most promising techniques is the creation of 3D-ICs using TSV structures. However, accurately modeling a 3D multi-die system requires tools that extract precise electrical parameters from the physical structure of these new 3D elements, which can then be fed into behavioral simulators. This paper describes a practical approach to achieve fast and accurate 3D-IC extraction being developed by Mentor Graphics.
Related Resources
Dukosi
Success StoryDukosi
Eldo and Pyxis ensure coverage of expected spread and achievement of parametric yield targets: Superior design rule checking; Using Calibre’s foundry gold standard design rules removes uncertainty...
Overview of Calibre PERC
Technology Overview 10:02Overview of Calibre PERC
Calibre PERC is a reliability verification platform, providing robust, full chip, sign-off quality checks in an integrated environment. From your first schematic, through SoC assembly, to the final layout,...
Foundry Solutions Video Blog: TSMC OIP Conference
Technology Overview 05:40Foundry Solutions Video Blog: TSMC OIP Conference
At TSMC's Open Innovation Platform (OIP) Ecosystem Forum, Mentor made technical presentations on four different topics, two of them co-presented with TSMC and LSI Corporation. Those presentations are described...
TAGS: 20nm, Foundry Solutions, TSMC