Automated Yield Enhancements Implementation on full 28nm Chip: Challenges and Statistics
White Paper
ABSTRACT
This paper shares the details of the Yield Enhancements that were done at 28nm full chip level sharing the complexity involved in implementing such a flow and then the verification challenges involved , e.g., at mask data preparation. We discuss and present the algorithm used to measure the efficiency of the tool, explaining why we used this algorithm while sharing some alternate algorithms possible. We also share the detailed statistics regarding run time, machine resource, data size, polygon counts etc. We also present good techniques used by us for efficient flow management involved in large complex 28nm chips. These results were verified at GlobalFoundries.
Related Resources
High Performance Electrical Driven Hotspot Detection...
White PaperHigh Performance Electrical Driven Hotspot Detection Solution for Full Chip Design using a Novel Device Parameter Matching Technique
With the continuous development of today’s technology, IC design becomes a more complex process. The designer now not only takes care of the normal design and layout parameters as usual, but also...
Smart Double-Cut Via Insertion Flow With Dynamic...
White PaperSmart Double-Cut Via Insertion Flow With Dynamic Design-Rules Compliance For Fast New Technology Adoption
As IC technologies shrink and via defects remain the same size, the probability of via defects increases. Redundant via insertion is an effective method to reduce yield loss related to via failures, but...
Calibre Fundamentals: DFM Case Studies
Training course Oct 24–25 : Fremont, CaliforniaCalibre Fundamentals: DFM Case Studies
Calibre Fundamentals: DFM Case Studies introduces you to the state-of-the-art tools and processes required for success when designing deep sub-micron integrated circuits.