Chip-Scale Copper Electroplating and CMP Simulator
White Paper
ABSTRACT
Mentor Graphics has developed a chip-scale copper electroplating and chemical-mechanical polishing simulator called CMP Optimize. CMP Optimize is part of the Calibre® WORKBench™ platform, and is intended for use with various Design for Manufacturing applications, such as SmartFill optimizations, accurate parasitic extractions, and depth-of-focus variability compensations. CMP Optimize is tightly integrated with Mentor Graphics’ Calibre product line, which provides planarity hotspot detection, as well as thickness analysis and optimization. CMP Optimize is currently the only solution in the industry that gives designers the ability to build models for copper metallization processes. Much like models for lithography, the customer’s process or foundry team builds and owns the copper models. This white paper introduces the CMP Optimize tool from a model-building perspective. It discusses the necessary inputs, model-building methodology from a calibration and optimization standpoint, output data analysis, and model validation capabilities.
Related Resources
Patterning Process Models Presentation
White PaperPatterning Process Models Presentation
This presentation reviews the steady improvement in the predictive power and runtime performance of the patterning models used in full chip simulation tools down to 14 nm node, as well as the factors that...
Model-Based Double-Dipole Lithography for Sub-30-nm...
White PaperModel-Based Double-Dipole Lithography for Sub-30-nm Node Device
As the optical lithography advances into the sub-30nm technology node, the various candidates of lithography have been discussed. Double dipole lithography (DDL) has been a primary lithography candidate...
TAGS: DO-254
Effect of SRAF Placement on Process Window for Technology...
White PaperEffect of SRAF Placement on Process Window for Technology Nodes that Uses Variable Etch Bias
As technology advances to 45 nm node and below, the induced effects of etch process have an increasing contribution to the device critical dimension error budget. Traditionally, original design target shapes...