Design for Variability: Managing Design, Process, and Manufacturing Variations in Physical Design
White Paper
ABSTRACT
At nanometer technologies, variability has become one of the leading causes for chip failures and delayed schedules. For nanometer design implementation flows, variability is associated with design modes, power states, environmental conditions, manufacturing steps, and the behavior of devices and interconnects. Variability affects the entire physical design environment, from power management, through timing and signal integrity closure, to manufacturability.
This paper explores the different forms of variability, reviews the challenges involved in modeling variability, and discusses the requirements of an implementation system that comprehensively analyzes and optimizes a design for best results in the presence of variability.
Related Resources
Why IC Designers Need New Double Patterning Debug...
Technology Overview 04:05Why IC Designers Need New Double Patterning Debug Capabilities at 20nm
Jean-Marie Brunet, Director of DFM Product Marketing, discusses Mentor's history of collaboration with TSMC and highlights their work on design enabling support for 20nm.
TAGS: 20nm, double patterning
Double Patterning from Design Enablement to Verification
White PaperDouble Patterning from Design Enablement to Verification
Litho-etch-litho-etch (LELE) is the double patterning (DP) technology of choice for 20 nm contact, via, and lower metal layers. We discuss the unique design and process characteristics of LELE DP, the challenges...