Electro-Migration Check with Eldo
White Paper
ABSTRACT
High performance analog IC relies on special layout techniques to achieve the maximum speed with the lowest power. Electro-migration (EM) is a large concern in any analog circuit but especially for high speed parts. The scope of this paper is to introduce some techniques that make the EM check part of the standard post-layout simulation flow by eliminating the side effect of post-simulation to make it scalable with the design and easy to implement in any technology. Because the EM check requires that the simulation run in the presence of millions parasitic components, some Eldo® special options for R reduction are also introduced, along with some suggestions on how to use them. The overall flow was successfully tested on a netlist having 1.2M parasitic resistors by running OP, transient analysis and an EM check.
Related Resources
High Speed, Accurate AMS Simulations Reduces Transient...
White PaperHigh Speed, Accurate AMS Simulations Reduces Transient Noise in Complex CMOS Circuits
As implementable analog circuit size has increased significantly due to advancements in manufacturing process, analog designers of system large scale integration (LSI) face increasingly difficult problems....
IC Design Flow With Pyxis
Training course Jun 24–27 : Tempe, ArizonaIC Design Flow With Pyxis
IC Design Flow With Pyxis will provide all the knowledge needed to apply the power of Pyxis, Mentor’s integrated IC design environment, to your most challenging VLSI designs. The course covers the...
STMicroelectronics/Eldo Premier
Success StorySTMicroelectronics/Eldo Premier
Challenge: find a Fast-SPICE simulator that provides full, transistor-level SPICE accuracy at faster simulation speeds. The result: significant increase in performance delivered simulation results in much...